



## # Basic properties of switching Algebra:

### • Idempotency:

$$\begin{aligned}x \cdot x &= x \\ x + x &= x\end{aligned}$$

$$\begin{aligned}x + 1 &= 1 \\ x \cdot 0 &= 0\end{aligned}$$

$$\begin{aligned}x + 0 &= x \\ x \cdot 1 &= x\end{aligned}$$

### • Commutativity:

$$\begin{aligned}x + y &= y + x \\ x \cdot y &= y \cdot x\end{aligned}$$

### • Associativity:

$$\begin{aligned}(x + y) + z &= x + (y + z) \\ (x \cdot y) \cdot z &= x \cdot (y \cdot z)\end{aligned}$$

### • Complementation:

$$\begin{aligned}x + \bar{x} &= 1 \\ x \cdot \bar{x} &= 0\end{aligned}$$

### • Distributivity:

$$\begin{aligned}x(y + z) &= xy + xz \\ x + yz &= (x + y)(x + z)\end{aligned}$$

Note: -

$$\begin{array}{cc} \bullet & \star \\ \downarrow & \downarrow \\ + & \cdot \end{array}$$

then,

$$\begin{array}{cc} 0 & 1 \\ \downarrow & \downarrow \\ 1 & 0 \end{array}$$

} principle of duality

## # Switching Expression & simplifications:

Switching expression is a finite number of combinations of switching variables & constants  $\{0, 1\}$  by means of switching operations (+,  $\cdot$ , Not).

And or

\* properties for simplifying SE:

Absorption:  $x + xy = x$

$$\begin{aligned} &= x \cdot 1 + x \cdot y \\ &= x(1+y) \\ &= x \cdot 1 \\ &= x \end{aligned}$$

$$x \cdot (x+y) = x$$

$$\begin{aligned} &= x \cdot x + x \cdot y \\ &= x + xy \\ &= x(1+y) \\ &= x \cdot 1 \\ &= x \end{aligned}$$

$$x + x'y = x + y$$

$$\begin{aligned} &= (x+x')(x+y) \\ &= 1 \cdot (x+y) \\ &= (x+y) \end{aligned}$$

$$x \cdot (x'+y) = xy$$

$$\begin{aligned} &= x \cdot \bar{x} + xy \\ &= 0 + xy \\ &= xy \end{aligned}$$

Consensus theorem:

$$\begin{aligned} xy + \bar{x}z + yz &= xy + \bar{x}z \\ &= xy + \bar{x}z + yz(1) \\ &= xy + \bar{x}z + yz(x + \bar{x}) \\ &= xy + \bar{x}z + yzx + yz\bar{x} \\ &= xy(1+z) + \bar{x}z(1+y) \\ &= xy(1) + \bar{x}z(1) \\ &= xy + \bar{x}z \end{aligned}$$

Q) Minimize  $\bar{x}\bar{y}z + yz + xz$

$$\begin{aligned} &= z(\bar{x}\bar{y} + y + x) \\ &= z(\bar{x} + y) \cdot (\bar{y} + y) + xz \\ &= z(\bar{x} + y + x) \\ &= z(1 + y) \\ &= z(1) \\ &= z \end{aligned}$$

Note: -

If the value of an expression does not depend on any term then it is called Redundant Expression.

# # Demorgan's Law & simplification

$$\textcircled{1} \overline{(xy)} = \bar{x} + \bar{y}$$

$$\textcircled{2} \overline{(x+y)} = \bar{x} \cdot \bar{y}$$

$$f(a, b, c, \dots, z, 0, 1, \cdot, +)$$

(Compliment)  $\bar{f} = f(\bar{a}, \bar{b}, \bar{c}, \dots, \bar{z}, 1, 0, +, \cdot)$

(Duality)  $f_d = (a, b, c, \dots, z, 1, 0, +, \cdot)$

$$f = \bar{x} + \bar{y}$$

$$\bar{f} \text{ (compliment)} = x \cdot y$$

$$f_d \text{ (Duality)} = \bar{x} \cdot \bar{y}$$

only difference is that literals is in compliment form.

$$\overline{(x+y)(\bar{x}(\bar{y}+\bar{z}))} + \bar{x}\bar{y} + \bar{x}\bar{z}$$

$$(x+y)(x+yz) + \bar{x}\bar{y} + \bar{x}\bar{z}$$

$$x + xyz + xy + yz + \bar{x}\bar{y} + \bar{x}\bar{z}$$

$$x(1+yz) + xy + yz + \bar{x}\bar{y} + \bar{x}\bar{z}$$

$$x + xy + yz + \bar{x}\bar{y} + \bar{x}\bar{z}$$

$$x(1+y) + yz + \bar{x}\bar{y} + \bar{x}\bar{z}$$

$$x(1) + yz + \bar{x}\bar{y} + \bar{x}\bar{z}$$

$$x + yz + \bar{x}\bar{y} + \bar{x}\bar{z}$$

$$(x+\bar{x})(x+y') + yz + \bar{x}\bar{z}$$

$$x+y' + yz + \bar{x}\bar{z}$$

$$x+y' + yz + z'$$

$$x+z' + y'+z$$

$$x+y'+1 \Rightarrow 1$$

## # Switching functions

$$f(a, b, c) = (a + bc)$$

a	b	c	f	f'
0	0	0	0	1
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	1	0
1	0	1	1	0
1	1	0	1	0
1	1	1	1	0

$$f = 011 + 100 + 101 + 110 + 111$$

$$= \bar{a}bc + a\bar{b}\bar{c} + a\bar{b}c + ab\bar{c} + abc$$

## # Canonical sum of products:

- ① A product term which contains each of 'n' variables as factors either in complemented or uncomplemented form is called a min term.
- ② A minterm given the value '1' for exactly one combination of the variables
- ③ The sum of all minterms of 'f' for which 'f' assumes '1' is called canonical sum of products or disjunctive normal form.

or

$F(a, b, c)$  then the number of minterms = 8

$F(a, b, c, \dots, n)$  then the number of minterms =  $2^n$

$$f(a, b, c) = \bar{a}\bar{b}\bar{c} + \bar{a}\bar{b}c + \bar{a}b\bar{c} + \bar{a}bc + a\bar{b}\bar{c} + a\bar{b}c + ab\bar{c} + abc$$

a	b	c	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Canonical sum of products

$$f \Rightarrow \bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{b}\bar{c} + ab\bar{c}$$

$$\Rightarrow \sum(1, 2, 4, 6)$$

### # Canonical product of sums:

- ① A sum term which contains each of 'n' variables as factors either in complemented or uncomplemented form is called max term.
- ② A max term gives the value '0' for exactly one combination of the variables.
- ③ The product of all max terms of 'f' for which 'f' assumes '0' is called canonical product of sums or conjunctive Normal form.

$$f(a,b,c) = (a+b+c) (a+b+\bar{c}) (a+\bar{b}+c) (a+\bar{b}+\bar{c})$$

$$(\bar{a}+b+c) (\bar{a}+b+\bar{c}) (\bar{a}+\bar{b}+c) (\bar{a}+\bar{b}+\bar{c})$$

a	b	c	f
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Canonical product of sums

$$f = (a+b+c) (a+\bar{b}+\bar{c}) (\bar{a}+b+\bar{c}) (\bar{a}+\bar{b}+\bar{c})$$

$$= \Pi(0, 3, 5, 7)$$

	a	b	c	f <sub>1</sub>	f <sub>2</sub>	f <sub>3</sub>
0	0	0	0	0	1	1
1	0	0	1	0	0	1
2	0	1	0	1	1	0
3	0	1	1	1	0	0
4	1	0	0	0	1	0
5	1	0	1	1	0	0
6	1	1	0	1	1	1
7	1	1	1	1	0	1

$$f_1 = \Sigma(2, 3, 5, 6, 7)$$

$$= \Pi(0, 1, 4)$$

$$f_2 = \Sigma(0, 2, 4, 6)$$

$$= \Pi(1, 3, 5, 7)$$

$$f_3 = \Sigma(0, 1, 6, 7)$$

$$= \Pi(2, 3, 4, 5)$$

# Convert the following into the Canonical SOP & POS:

$$f(x, y, z) = x'y + z' + xyz$$

$$= x'y \cdot 1 + \bar{z} \cdot 1 \cdot 1 + xyz$$

$$= x'y(z + \bar{z}) + \bar{z}(x + \bar{x})(y + \bar{y}) + xyz$$

$$= \bar{x}yz + \bar{x}y\bar{z} + xy\bar{z} + x\bar{y}\bar{z} + \bar{x}y\bar{z} + \bar{x}\bar{y}\bar{z} + xyz$$

$\begin{matrix} (3) & \uparrow (2) & (1) & (4) & \uparrow (2) & (0) & (7) \end{matrix}$

only one should be taken from this two as they both are exactly same.

$$= \Sigma (0, 2, 3, 4, 6, 7) \text{ } \left. \vphantom{\Sigma} \right\} \text{Sum of products}$$

$$= \Pi (1, 5) \text{ } \left. \vphantom{\Pi} \right\} \text{Product of sums}$$



# Functional properties:

- ① The canonical SOP or POS form of a switching function is unique.
- ② Two switching functions  $f_1(x_1, x_2, \dots, x_n)$  &  $f_2(x_1, x_2, \dots, x_n)$  are said to be logically equivalent if & only if both functions have same value for each & every combination of  $(x_1, x_2, \dots, x_n)$ .
- ③ Two switching functions are equivalent if their canonical POS & SOP are identical.



a	b	$f_1$	$f_2$
0	0	0	0
0	1	0	0
1	0	1	1
1	1	1	1

$\rightarrow f_1 \& f_2 \text{ are equivalent}$


Number of functions:





If we have  $n$ -boolean variables, then how many boolean functions are possible?



|| by  $n$ -ternary variables



Hence, If we have  $n$   $k$ -ary variables, then how many  $m$ -ary functions are possible?



## # Counting the number of functions & Neutral functions:

How many boolean functions are possible with 3-variables such that there are exactly 3 minterms.

	a	b	c
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

$$8C_3 \Rightarrow 56$$

How many boolean functions are possible with 3 variables such that there are at most 3 minterms

$$\Rightarrow 0 \text{ minterm} + 1 \text{ minterm} + 2 \text{ minterm} + 3 \text{ minterm}$$

$$\Rightarrow 8C_0 + 8C_1 + 8C_2 + 8C_3$$

$$\Rightarrow 1 + 8 + 28 + 112/2$$

$$\Rightarrow 93$$

'k'-variables 'm'- minterms

$$2^k C_m$$

binary variable

\* Neutral functions:

↳ A function in which number of minterm is equal to number of maxterm i.e. number of one is equal to number of zero.

For 2 variable:

A	B	A	$\bar{A}$	$\bar{B}$	B	$\ominus$ (XNOR)	$\oplus$ (XOR)
0	0	0	1	1	0	1	0
0	1	0	1	0	1	0	1
1	0	1	0	1	0	0	1
1	1	1	0	0	1	1	0


$$4C_2$$

$$\Rightarrow 6$$

||ly for n variables

$$\Rightarrow 2^n C_{(2^n/2)} = 2^n C_{2^{n-1}}$$

Q) Find the boolean function that the following venn diagram represents.





(a)  $A + \bar{A} \bar{B} C$

(b)  $A + BC$

(c)  $A + \bar{A} B C$

(d)  $AB + C$



$$\Rightarrow A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} + ABC + \bar{A}B\bar{C}$$



$$\Rightarrow A\bar{B}(C + \bar{C}) + AB(C + \bar{C}) + \bar{A}B\bar{C}$$

$$\Rightarrow A\bar{B} + AB + \bar{A}B\bar{C}$$


$$\Rightarrow A(\bar{B} + B) + \bar{A}B\bar{C}$$

$$\Rightarrow A + \bar{A}B\bar{C} \quad \checkmark$$

$$\Rightarrow A + BC \quad \checkmark$$



## # Contact representation:




To pass the current through the circuit either A should be closed or B & C should be closed

ie  $A + BC$  (To pass the current)


- ① Every boolean function can be represented with the help of serial & parallel contact.
- ② Serial contacts are performing 'AND' operation.
- ③ Parallel contacts are performing 'OR' operation.

Which function does this following circuit represent.



$$AB + \bar{A}\bar{B}$$

Identify the boolean expressions given by the following circuit



- (1) Find the valid forward path.
- (2) Perform OR among them.

Forward path:

Any path starting from i/p & ending at o/p without forming a cycle.

Validity:

No path should contain a variable in both true & complemented form.

$$\Rightarrow A A B' C' + A A B C + A A B A + A B C + A B A$$

$$+ \boxed{A \bar{C} C} + A \bar{C} A$$

Invalid  
as it contain  
both  $C$  &  $\bar{C}$

$$\Rightarrow A \bar{B} \bar{C} + A B C + A B A + A B C + A B A + A \bar{C} A$$

$$\Rightarrow A \bar{B} \bar{C} + A B C + A B A + A \bar{C} A$$

$$\Rightarrow A \bar{B} \bar{C} + A B C + A B + A \bar{C}$$

$$\Rightarrow A \bar{B} \bar{C} + A B + A \bar{C}$$

$$\Rightarrow A \bar{C} + A B$$

In the following simultaneous boolean expression, what are the values of  $w, x, y, z$ :

$$x + y + z = 1$$

$$x y + \bar{w} \bar{z} = 0$$

$$x \bar{w} + y \bar{z} = 1$$

- |   | w | x | y | z |
|---|---|---|---|---|
| (a)                                     | 0 | 0 | 0 | 1 |
| (b)                                     | 1 | 1 | 0 | 1 |
| <input checked="" type="checkbox"/> (c) | 0 | 1 | 0 | 1 |
| (d)                                     | 1 | 0 | 0 | 0 |

$f(A, B) = A' + B$  then find  
 $f(f(x+y, y), z)$

↑  
Nested function

↳ Hence, first implement the innermost function & then next level function.

$$f(x+y, y)$$

$$\begin{aligned} &= (x+y)' + y \\ &= x'y' + y \\ &= (\bar{x} + y) \end{aligned}$$

$$f\left(\frac{x'+y}{A}, \frac{z}{B}\right)$$

$$\begin{aligned} &= (x'+y)' + z \\ &= \underline{x \cdot \bar{y} + z} \end{aligned}$$

# NAND gate & properties:

A	B	A $\uparrow$ B
0	0	1
0	1	1
1	0	1
1	1	0

$$A \uparrow B = \overline{A \cdot B}$$

Identity

$$A \uparrow A \neq A$$

A	$\overline{A \cdot A}$ or $A \uparrow A$
0	1
1	0

Commutative

$$\begin{aligned} A \uparrow B &= B \uparrow A \\ \overline{A \cdot B} &= \overline{B \cdot A} \\ &= B \uparrow A \end{aligned}$$

Associative

$$A \uparrow (B \uparrow C) \neq (A \uparrow B) \uparrow C$$

let A, B, C = 0

$$\text{LHS } \overline{0 \cdot (0 \uparrow 0)} = \overline{0} = 1$$

$$\begin{aligned} \text{RHS } &(\overline{0 \cdot 0}) \uparrow 0 \\ &= \overline{1 \cdot 0} = \overline{0} \end{aligned}$$

## # NOR gate & properties:

A	B	A $\downarrow$ B <sup>OR</sup>
0	0	1
0	1	0
1	0	0
1	1	0

$$A \downarrow B = \overline{A + B}$$

### Identity:

$$A \downarrow A \neq A$$

$$= \overline{A + A}$$

$$= \overline{A}$$

### Commutative:

$$A \downarrow B = B \downarrow A$$

$$= \overline{A + B}$$

$$= \overline{B + A}$$

$$= B \downarrow A$$

### Associative:

$$A \downarrow (B \downarrow C) \neq (A \downarrow B) \downarrow C$$

Let A be 1

$$\text{LHS } \overline{1 + (B \downarrow C)} = \overline{1} = 0$$

$$\text{RHS } (\overline{1 + B}) \downarrow C = \overline{0 + C} = \overline{C}$$

## # EX-OR gate & properties:

A	B	A $\oplus$ B <sup>EXOR</sup>
0	0	0
0	1	1
1	0	1
1	1	0

If we add 2 number & divided by 2 then the remainder what we get is modulo 2 sum & represented by EXOR [ $\oplus$ ] gate

$$A \oplus B = \overline{A}B + A\overline{B}$$

$$1 \oplus 1 \oplus 1 = 1$$

$$1 \oplus 0 \oplus 1 = 0$$

### Identity:

$$A \oplus A \neq A$$

$$= A\overline{A} + \overline{A}A$$

$$= 0$$

### Commutative:

$$A \oplus B = B \oplus A$$

$$= A\overline{B} + \overline{A}B$$

$$= \overline{A}B + A\overline{B}$$

$$= B\overline{A} + \overline{B}A$$

### Associative:

$$A \oplus (B \oplus C) = (A \oplus B) \oplus C$$

Let A = 0

$$\text{LHS } 0 \oplus (B \oplus C) = 0 \cdot B \oplus C + \overline{0} \cdot (B \oplus C)$$

$$= B \oplus C$$

$$\text{RHS } (0 \oplus B) \oplus C = (\overline{0} \cdot B + 0 \cdot \overline{B}) \oplus C = B \oplus C$$

$$A \oplus (B \oplus C) = (A \oplus B) \oplus C$$

Let  $A \Rightarrow 1$

$$\begin{aligned} \text{LHS} &= 1 \oplus (B \oplus C) \\ &= 1 \cdot (B \oplus C) + 0(B \oplus C) \\ &= (B \oplus C) \end{aligned}$$

$$\begin{aligned} \text{RHS} &= (1 \oplus B) \oplus C \\ &= (1 \cdot \bar{B} + 0B) \oplus C \\ &= \bar{B} \oplus C \end{aligned}$$

equal

B	C	$B \oplus C$	$\overline{B \oplus C}$	$\bar{B} \oplus C$
0	0	0	1	1
0	1	1	0	0
1	0	1	0	0
1	1	0	1	1

Hence,

$$\overline{B \oplus C} = \bar{B} \oplus C = B \oplus \bar{C}$$

# Ex-NOR gate & properties:

A	B	$A \odot B$ <span style="color: red;">Ex-NOR</span>
0	0	1
0	1	0
1	0	0
1	1	1

$$A \odot B = \bar{A}\bar{B} + AB$$

Identity:

$$\begin{aligned} A \odot A &\neq A \\ &= \bar{A}\bar{A} + AA \\ &= \bar{A} + A \\ &= 1 \end{aligned}$$

Commutative:

$$\begin{aligned} A \odot B &= B \odot A \\ &= \bar{A}\bar{B} + AB \\ &= \bar{B}\bar{A} + BA \end{aligned}$$

Associative:

$$A \odot (B \odot C) = (A \odot B) \odot C$$

Let  $A \Rightarrow 0$

$$\begin{aligned} \text{LHS} &\Rightarrow 0 \odot (B \odot C) \\ &\Rightarrow 0 \cdot (\overline{B \odot C}) + 0 \cdot (B \odot C) \\ &= \overline{B \odot C} \end{aligned}$$

$$\begin{aligned} \text{RHS} &\Rightarrow (0 \odot B) \odot C \\ &= (\bar{0}\bar{B} + 0B) \odot C \\ &\Rightarrow \bar{B} \odot C \end{aligned}$$

Let  $A \Rightarrow 1$

$$\begin{aligned} \text{LHS} &\Rightarrow 1 \odot (B \odot C) = \bar{1}(\overline{B \odot C}) + 1(B \odot C) \\ &= B \odot C \end{aligned}$$

$$\begin{aligned} \text{RHS} &\Rightarrow (1 \odot B) \odot C = (1B + \bar{1}\bar{B}) \odot C \\ &= B \odot C \end{aligned}$$

Equal

B	C	$B \odot C$	$\overline{B \odot C}$
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

Hence,

$$\overline{B \odot C} = \bar{B} \odot C = B \odot \bar{C}$$

## # properties of Ex-OR & Ex-NOR:

Ex-OR

A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

Ex-NOR

A	B	$A \odot B$
0	0	1
0	1	0
1	0	0
1	1	1

$\oplus \rightarrow 1$ , for odd number of 1's

$\odot \rightarrow 1$ , for even number of 0's

A	B	C	$A \oplus B \oplus C$	$A \odot B \odot C$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$A \oplus B = \overline{A \odot B}$$

$$A \oplus B \oplus C = A \odot B \odot C$$

$$A \oplus B \oplus C \oplus D = \overline{A \odot B \odot C \odot D}$$

$$A \oplus B \oplus C \oplus D \oplus E = A \odot B \odot C \odot D \odot E$$

If number of inputs are even, then XOR & XNOR are complemented to each other & if number of inputs are odd, then XOR & XNOR are exactly same (identical)

$n$  is even where,  $n$  is the number of inputs

if 1's  $\rightarrow$  odd  
 $\oplus = 1$

0's  $\rightarrow$  odd  
 $\odot = 0$

[ odd + odd = even  
 even + even = even ]

if 1's  $\rightarrow$  even  
 $\oplus = 0$

0's  $\rightarrow$  even  
 $\odot = 1$

$\therefore$  If  $n$  is even XOR & XNOR are complement to each other

$n$  is odd where,  $n$  is the number of inputs

if 1's  $\rightarrow$  odd  
 $\oplus = 1$


0's  $\rightarrow$  even  
 $\odot = 1$

[ odd + even = odd  
 even + odd = odd ]

if 1's  $\rightarrow$  even  
 $\oplus = 0$



0's  $\rightarrow$  odd  
 $\odot = 0$

$\therefore$  If  $n$  is odd XOR & XNOR are equal to each other





# # Now Drawing K-Map



## 2 Variables



## 3 variables



## 4 variables




one's are filled at positions where no of 0's are odd  
 $\therefore$  It is Ex-OR & we can't minimize it further

one's are filled at positions where no of 1's are even  
 $\therefore$  It is Ex-NOR & we can't minimize it further


# Minimum Number of gates required for XOR & XNOR using Nand & Nor gates only:

\* EX-OR (using NAND)




Minimum number of NAND gates required to build XOR gate is 4.

\* EX-OR (using NOR)




Minimum number of NOR gates required to build X-OR gate is 5.

\* EX-NOR (using NOR)



Minimum number of NOR gates required to build X-NOR gate is 4.

\* EX-NOR (using NAND)



Minimum number of NAND gates required to build X-NOR gate is 5.

Note:-

	NAND	NOR
EXOR	4	5
EXNOR	5	4

Q considers numbers represented in 4 bit gray code. Let  $h_3 h_2 h_1 h_0$  be the gray code representation of a number 'n' & let  $g_3 g_2 g_1 g_0$  be the gray code of  $n+1$  (modulo 16) value of the number. which one of the following function is correct?

(a)  $g_0(h_3 h_2 h_1 h_0) = \Sigma(1, 2, 3, 6, 10, 13, 14, 15)$

(b)  $g_1(h_3 h_2 h_1 h_0) = \Sigma(4, 9, 10, 11, 12, 13, 14, 15)$

(c)  $g_2(h_3 h_2 h_1 h_0) = \Sigma(2, 4, 5, 6, 7, 12, 13, 15)$

(d)  $g_3(h_3 h_2 h_1 h_0) = \Sigma(0, 1, 6, 7, 10, 11, 12, 13)$

Note: -

Mirror concept

$$\begin{array}{r} \rightarrow 00 \\ 01 \\ \hline 11 \\ 10 \end{array}$$

$$\begin{array}{r} \rightarrow 000 \\ 001 \\ 011 \\ 010 \end{array}$$

$$\begin{array}{r} \hline 110 \\ 111 \\ 101 \\ 100 \end{array}$$

S.NO	$h_3 h_2 h_1 h_0$	$g_3 g_2 g_1 g_0$	Value of $h_3 h_2 h_1 h_0$
0	0000	0001	0
1	0001	0011	1
2	0011	0010	3
3	0010	0110	2
4	0110	0111	6
5	0111	0101	7
6	0101	0100	5
7	0100	1100	4
8	1100	1101	12
9	1101	1111	13
10	1111	1110	15
11	1110	1010	14
12	1010	1011	10
13	1011	1001	11
14	1001	1000	9
15	1000	0000	8

$g_3(h_3 h_2 h_1 h_0) = \Sigma(4, 12, 13, 15, 14, 10, 11, 9) \Rightarrow \Sigma(4, 9, 10, 11, 12, 13, 14, 15)$

$g_2(h_3 h_2 h_1 h_0) = \Sigma(2, 6, 7, 5, 4, 12, 13, 15) \Rightarrow \Sigma(2, 4, 5, 6, 7, 12, 13, 15)$

$g_1(h_3 h_2 h_1 h_0) = \Sigma(1, 3, 2, 6, 13, 15, 14, 10) \Rightarrow \Sigma(1, 2, 3, 6, 10, 13, 14, 15)$

$g_0(h_3 h_2 h_1 h_0) = \Sigma(0, 1, 6, 7, 12, 13, 10, 11) \Rightarrow \Sigma(0, 1, 6, 7, 10, 11, 12, 13)$

Idea is whenever  $g_3$  value is 1 put  $h_3 h_2 h_1 h_0$  value in sigma.  
 whenever  $g_2$  value is 1 put  $h_3 h_2 h_1 h_0$  value in sigma.  
 whenever  $g_1$  value is 1 put  $h_3 h_2 h_1 h_0$  value in sigma.  
 whenever  $g_0$  value is 1 put  $h_3 h_2 h_1 h_0$  value in sigma.

Q Let  $x_1 \oplus x_2 \oplus x_3 \oplus x_4 = 0$  where  $x_1, x_2, x_3$  &  $x_4$  are the boolean variables &  $\oplus$  is XOR operator. which of the following must always be true?

(a)  $x_1 x_2 x_3 x_4 = 0$

(b)  $x_1 x_3 + x_2 = 0$

(c)  $\bar{x}_1 \oplus \bar{x}_3 = \bar{x}_2 \oplus \bar{x}_4$

(d)  $x_1 + x_2 + x_3 + x_4 = 0$

Hence, possibilities are:-

Total number of one's = 0

Total number of one's = 2

Total number of one's = 4

} i.e. Even number of one's

$$\Rightarrow \bar{x}_1 \oplus \bar{x}_3 = \bar{x}_2 \oplus \bar{x}_4$$

$$\Rightarrow \underline{x_1 \oplus x_3 = x_2 \oplus x_4}$$

Note:-

$$\overline{A \oplus B} = \bar{A} \oplus B = A \oplus \bar{B}$$

Note:-

$$\overline{A \odot B} = A \oplus B = \overline{A} \odot B = A \odot \overline{B}$$

$$\overline{A \oplus B} = A \odot B = \overline{A} \oplus B = A \oplus \overline{B}$$

Functionally complete operations:

① A set of operations is said to be functionally complete (or) universal if & only if every switching function can be expressed by means of operations in it.

② The set  $\{+, \cdot, -\}$  is clearly functionally complete.

③ The set  $\{+, -\}$  is said to be functionally complete.

④ The set  $\{\cdot, -\}$  is also functionally complete.

Note:-

A set is said to be functionally complete if we can derive a set which is already functionally complete.

$$A \cdot B = \overline{(\overline{A \oplus B})}$$

$$A + B = \overline{(\overline{A \odot B})}$$

And 2 OR gate respectively

Q)  $f(A, B, C) = A' + BC'$  is this functionally complete?

$(-, \cdot)$   $(-, +)$

$$\begin{aligned} f(A, A, A) &= \bar{A} + A\bar{A} \\ &= \bar{A}(1+A) \\ &= \bar{A} \end{aligned}$$

$$f\left(\frac{f(A, A, A)}{A'}, \frac{B}{B}, \frac{f(B, B, B)}{B'}\right)$$

$$\begin{aligned} f(A', B, B') &= (A')' + B(B')' \\ &= A + BB \\ &= \underline{A+B} \end{aligned}$$

Q)  $F(A, B) = (\bar{A} + B)$  is this functionally complete?

$$\left. \begin{aligned} f(A, A) &= \bar{A} + A = 1 \\ f(B, B) &= \bar{B} + B = 1 \end{aligned} \right\} \text{No way we can get rid of one variable}$$

$$\begin{aligned} f(A, 0) &= \bar{A} + 0 \\ &= \bar{A} \end{aligned}$$

$$f\left(\frac{f(A, 0)}{\bar{A}}, \frac{B}{B}\right)$$

$$\begin{aligned} &= \overline{(\bar{A})} + B \\ &= A + B \end{aligned}$$

} Here, using '0' we can make it complete so when we take support from '0' & '1' then we call it partially complete.

Q)  $F(A, B) = \bar{A}B$  is this functionally complete?

$$f(A, A) = \bar{A}A = 0$$

$$F(B, B) = \bar{B}B = 0$$

$$f(A, 1) = \bar{A}$$

$$\frac{f(f(A, 1), B)}{\bar{A}} = \overline{(\bar{A})} \cdot B = A \cdot B$$

partially functionally complete.

Q)  $F(A, B, C) = AB + BC + CA$  is this functionally complete?

$$f(A, A, A) = A$$

If the function does not contain complement then complementation can't be achieved.

NOT functionally complete.

Q)  $F(x, y) = \bar{x}y + x\bar{y}$  is this functionally complete?

$$f(x, x) = \bar{x}x + x\bar{x} = 0 + 0 = 0$$

$$f(y, y) = \bar{y}y + y\bar{y} = 0 + 0 = 0$$

$f(x, 1) = \bar{x}1 + x0 = \bar{x}$  } I am getting complement with '1'  
partially functionally complete

$$f(x', y) = xy + \bar{x}\bar{y}$$

$$f(x, \bar{y}) = \bar{x}\bar{y} + xy$$

$$\boxed{f(\bar{x}, \bar{y}) = x\bar{y} + \bar{x}y} \quad x \oplus y = x \odot y$$

Here,  $\{+, \cdot\}$  can't be achieved

Not functionally complete.

Any Boolean function can be defined with which of the following operations

(a)  $\oplus, \text{NOT}$  → Does not lead to  $\{+, \cdot\}$  even with support of NOT  
→ Not functionally complete

(b)  $\oplus, 1, \text{OR}$  → Partially complete  
 $\text{NOT}$  → Functionally complete

(c)  $\oplus, 1, \text{NOT}$  → Partially complete

(d)  $\odot, 1, \text{NOT}$  → Not functionally complete

$$\boxed{f(x, y) = xy + \bar{x}\bar{y}}$$

$$f(x, x) = xx + \bar{x}\bar{x}$$

$$= x + \bar{x}$$

$$= 1$$

$$\text{Similarly } f(y, y) = 1$$

$$f(x, 0) = x \cdot 0 + \bar{x} \cdot 1$$

$$= \bar{x}$$

$$f(x', y) = \bar{x}y + x\bar{y}$$

$$f(x, \bar{y}) = x\bar{y} + \bar{x}y$$

$$f(\bar{x}, y) = \bar{x}y + xy$$

Note: -

$$x \oplus y = x' \odot y = x \odot y' = x' \oplus y'$$

$$x \odot y = x' \oplus y' = x \oplus y' = x' \odot y'$$

# self dual functions

$$f(A, B, C) = AB + BC + CA$$

$$f_d(A, B, C) = (A+B)(B+C)(C+A) \\ = AB + BC + CA$$

$$f(A, B, C) = AB + BC + CA \\ = AB(C+\bar{C}) + BC(A+\bar{A}) + CA(B+\bar{B}) \\ = ABC + AB\bar{C} + \bar{A}BC + A\bar{B}C$$

Total number of minterm possible  $\Rightarrow 2^n$   $\rightarrow$  number of variable

$$ABC \rightarrow A'B'C'$$

$$AB'C \rightarrow A'BC'$$

Hence,  $ABC \rightarrow A'B'C'$

$$AB'C' \rightarrow A'B'C$$

$$A'BC \rightarrow AB'C'$$

$$AB'C \rightarrow A'BC'$$

A boolean function is self dual if

① It is neutral (no of minterms = no of maxterms)

② the function does not contain two mutually exclusive terms

# # Number of self dual functions :

#	A	B	C	Mutual exclusive
0	0	0	0	1 1 1
1	0	0	1	1 1 0
2	0	1	0	1 0 1
3	0	1	1	1 0 0
4	1	0	0	0 1 1
5	1	0	1	0 1 0
6	1	1	0	0 0 1
7	1	1	1	0 0 0

$(0,7)$   $(1,6)$   $(2,5)$   $(3,4) \Rightarrow$  Mutual Exclusive  
 either select 0 or 7  
 either select 3 or 4

$$F = 2 + 2 + 2 + 2 \Rightarrow 2^4 = 16$$

$\Sigma (0, 1, 2, 3) =$  self dual functions

$\therefore$  Number of self dual function =  $2^{(2^n - 1)}$

[ n - variables  $\rightarrow 2^n$  terms

$\downarrow$  divide into pairs (having two in each set)

$$\frac{2^n}{2} = 2^{n-1} \text{ pairs}$$

$\downarrow$

Each pair has two choices (include 1st element or second element)


$$\therefore 2^{2^{n-1}} ]$$

Number of Neutral function  $\Rightarrow 2^n C_{2^{n-1}}$

Number of self dual function  $\Rightarrow 2^{2^{n-1}}$

As every self dual function is Neutral function but vice versa is not true.

Hence,



Q) which of the following functions are self dual function.

~~(a)~~  $f(A, B, C) = \sum(0, 2, 3)$   $\rightarrow$  No of minterms  $\neq$  No of max terms  
Not self dual

~~(b)~~  $f(A, B, C) = \sum(0, 1, 6, 7)$   $\rightarrow$  (1, 6) ie contains mutual exclusive elements. Not self dual

~~(c)~~  $f(A, B, C) = \sum(0, 1, 2, 4)$   $\rightarrow$  No of minterms = No of max terms  
& Mutual exclusive pairs are unique

~~(d)~~  $f(A, B, C) = \sum(3, 5, 6, 7)$   $\rightarrow$  No of minterms = No of max terms  
& mutual exclusive pairs are unique

$$\frac{(0, 7) \cdot (1, 6) \cdot (2, 5) \cdot (3, 4)}{\sum(0, 1, 2, 3)}$$

self dual is closed under complementation  
(ie compliment of self dual function is self dual)

## # Introduction to electronic gates:

- ① Electronic gates generally receive voltages as inputs & produce voltages as outputs.
- ② The precise values of these voltages are not significant towards determination of logical operation of gates.
- ③ The significant pt is that voltages are restricted to two ranges of values, high & low.
- ④ Thus two valued variables may be used to represent these voltages.
- ⑤ If we associate constant '1' with high voltage & '0' with low voltage, it is called positive logic system.
- ⑥ If we associate the constant '1' with low voltage & '0' with high voltage, it is called negative logic system.

→ Consider a gate which outputs high voltage only when all inputs are high & outputs low voltage otherwise. How does this gate behave in positive logic & negative logic system.

AND gate

A	B	A ⊙ B
1	1	1
1	0	0
0	1	0
0	0	0

A	B	A operation B
H	H	H
H	L	L
L	H	L
L	L	L

← true logic      → -ve logic

OR gate

A	B	A ⊕ B
0	0	0
0	1	1
1	0	1
1	1	1

→ Consider a gate which outputs high voltage if atleast one input is high & outputs low voltage otherwise. How does this gate behave in positive logic & negative logic system.

OR gate

A	B	A ⊕ B
1	1	1
1	0	1
0	1	1
0	0	0

A	B	A ⊕ B
H	H	H
H	L	H
L	H	H
L	L	L

← true logic      → -ve logic

AND gate

A	B	A ⊙ B
0	0	0
0	1	0
1	0	0
1	1	1

→ Gate take H as input & output L, L as i/p and output H

A	$\bar{A}$
1	0
0	1

A	$\bar{A}$
H	L
L	H

← true logic      → -ve logic

A	$\bar{A}$
0	1
1	0

## # Minimization:

### \* Introduction to minimization of Boolean Expressions:-

A switching function can usually be represented by using a number of expressions.

$$\begin{aligned} \text{eg } f(x, y, z) &= xy + yz + zx \\ &= x'yz + xy'z + xyz' + xyz \end{aligned}$$

while simplifying a switching function  $f(x_1, x_2, x_3, \dots, x_n)$ , our aim is to find an expression  $g(x_1, x_2, \dots, x_n)$  which is equivalent to 'f', which minimizes some cost criteria

⇒ Criteria to determine the minimal cost:

- (1) Minimum number of appearances of literals
- (2) Minimum number of literals in SOP or POS expression
- (3) Minimum number of terms in SOP expression, provided there is no other such expression with the same number of terms & fewer literals

occurrence of a variable either in true form or a complemented form.

## \* Irredundant or Irreducible expressions:

$$f(x, y, z) = x'yz' + x'y'z + xy'z' + x'y'z + xy'z + xy'z$$

$$= \bar{x}\bar{z}(y+y) + xy'z' + yz(\bar{x}+x) + x\bar{y}z$$

$$= \bar{x}\bar{z} + yz + x\bar{y}(z+\bar{z})$$

$$= \bar{x}\bar{z} + yz + x\bar{y}$$

$$\rightarrow \bar{x}\bar{z} + x\bar{y}\bar{z} + yz + \cancel{x\bar{y}z}$$

$$= (\bar{x} + x\bar{y})\bar{z} + (y + x\bar{y})z$$

$$= ((\bar{x}+x)(\bar{y}+y))\bar{z} + ((y+x)(y+\bar{y}))z$$

$$= (\bar{x}\bar{z} + \bar{y}\bar{z}) + (yz + xz)$$

$$= \bar{x}\bar{z} + \bar{y}\bar{z} + yz + xz$$

## Irredundant or Irreducible expression

An SOP expression from which no term or literal can be deleted without altering its logical value is called an irredundant or irreducible expression.

Note:- An irredundant expression is not necessarily minimal, nor the minimal expression always unique

## # K-Map

- ① The algebraic procedure of combining various terms & applying to them the rules becomes very tedious as the number of variable increases
- ② The map method provides a systematic method for combining terms & deriving minimal expression.
- ③ A k-map is the modified form of a truth table in which the arrangement of combinations is particularly convenient for minimization.
- ④ Every 'n' variable map consists of "2<sup>n</sup>" cells (Squares), representing all possible combinations of variables

### 3-variable (k-Map)

	xy	00	01	11	10
z	0	0	2	6	4
1	1	3	7	5	

Labels:  $\bar{z}y\bar{x}$  (pointing to cell 0),  $x\bar{y}z$  (pointing to cell 5)


### 4-variable (k-Map)

	wx	00	01	11	10
yz	00	0	4	12	8
01	1	5	13	9	
11	3	7	15	11	
10	2	6	14	10	

Label:  $\bar{w}xyz$  (pointing to cell 7)

- (5) The function value associated with a particular combination is entered in the corresponding cell.
- (6) Gray code is used in the combination as column & row heading.
- (7) Because of these codes, two cells which have a common side correspond to combinations that differ by the value of just a single variable.
- (8) These 2 cells play a major role in simplification process. Because they can be combined by means of rule

$$A\bar{a} + Aa = A$$



$$\Rightarrow y\bar{z} (\bar{x} + x)$$

$$\Rightarrow \underline{y\bar{z}}$$

### # Simplification & minimization of functions using k-maps:

- (i) A collection of  $2^m$  cells, each adjacent to 'm' cells of collection is called a subcube, & the subcube is said to cover these cells.
- (ii) Each subcube can be expressed by a product containing 'n-m' literals where 'n' is number of variables on which function depends.
- (iii) Any cell may be included in as many subcubes as desired.


(iv) A function 'f' can be expressed as sum of those product terms which corresponds to subcubes necessary to cover all its '1' cells.

(v) The number of product terms in the expression for 'f' is equal to the number of subcubes while the number of literals in each term is determined by the size of corresponding subcubes.

(vi) Therefore to obtain a minimal expression we must cover all '1' cells with the smallest number of subcubes as long as possible.

Q) Minimize

$$f(w, x, y, z) = \sum (0, 4, 6, 7, 8, 9, 11, 13)$$




$$f(w, x, y, z) = xy + w\bar{z}\bar{y} + \bar{w}\bar{y}\bar{z}$$

#	w	x	y	z
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

Q Minimize

$$f(w, x, y, z) = \sum (1, 5, 6, 7, 11, 12, 13, 15)$$



$$f(w, x, y, z) = wx\bar{y} + wyz + \bar{w}yz + \bar{w}zy$$

# Covering functions:

If the minterms present in 'g' are also present in 'f', then 'f' is said to cover 'g'.

Implicants:

A switching function  $f(x_1, x_2, \dots, x_n)$  is said to cover  $g(x_1, x_2, \dots, x_n)$  denoted by "f is superset of g"

If g has 'x' min terms & g is the function of 'n' variables then the number of covering functions for g =  $2^{(2^n - x)}$

Note:- If 'f' covers 'g' && 'g' covers 'f' then 'f' & 'g' are equivalent

Q  $f(w, x, y, z) = wx + yz$ , then how many functions are covering 'f'?

Number of minterms possible =  $2^4 = 16$  minterms

$$\begin{aligned}
 f(w, x, y, z) &= wx + yz \\
 &= wx(y + \bar{y})(z + \bar{z}) + yz(w + \bar{w})(x + \bar{x}) \\
 &= wxyz + wx\bar{y}\bar{z} + wx\bar{y}z + wx\bar{y}\bar{z} \\
 &\quad + \bar{w}xyz + \bar{w}\bar{x}yz + \bar{w}\bar{x}\bar{y}z + \bar{w}\bar{x}y\bar{z} \\
 &= 1100 + 1101 + 1110 + 1111 + \left. \begin{matrix} 0011 + 0111 + 1011 \end{matrix} \right\} 7 \text{ minterms}
 \end{aligned}$$

Hence,  $f$  contains 7 minterms

Remaining  $\Rightarrow 16 - 7$   
 $\Rightarrow 9$  minterms

$\therefore$  Number of covering functions  $\Rightarrow 2^9 \Rightarrow 512$


If 'f' covers 'g' then 'g' is said to imply 'f'. This is denoted by " $g \rightarrow f$ "  $\rightarrow$  whenever  $g$  is true,  $f$  is also true but vice-versa is not true.

eg  $f(a, b, c) = ab + c$

			$f_1$	$f_2$	$f$
a	b	c	ab	c	ab+c
0	0	0	0	0	0
0	0	1	0	1	1
0	1	0	0	0	0
0	1	1	0	1	1
1	0	0	0	0	0
1	0	1	0	1	1
1	1	0	1	0	1
1	1	1	1	1	1

$f$  is going to cover both  $f_1$  &  $f_2$  which means whenever  $f_1$  is one  $f$  will be one & whenever  $f_2$  is one  $f$  will be one.

Hence,  $f_1$  &  $f_2$  i.e.  $ab$  &  $c$  are the implicants of 'f'



$\Rightarrow$  Every subcube is an Implicant

Prime implicants: } If the implicant is not the subset of any other implicant then it is called prime implicant




An implicant 'P' of a function 'f' is said to be prime implicant if

- ① P is a product term (i.e. subcube)
- ② Deletion of any literal from 'P' results in a new product which is not covered by 'P' (i.e. A subcube can't be part of any other subcube)

c	00	01	11	10
0			1	
1	1	1	1	1

Essential prime implicants:

A prime implicant 'P' of a function 'f' is said to be an essential prime implicant if it covers atleast one minterm of 'f' which is not covered by any other prime implicants.



## # Procedure for obtaining Minimal SOP:

- Determine all essential prime implicants & include them in minimal SOP.
- Remove from list of prime implicants, those which are covered by essential prime implicants.
- If the set determined in step-1 covers all the minterms of 'f', then it is unique minimal expression, otherwise select the additional prime implicants so that the function 'f' is covered completely & the total number and size of prime implicants added are minimal.

eg:

yz \ wx	00	01	11	10
00	0	1	1	0
01	1	1	1	0
11	0	1	1	1
10	0	1	1	0

$$F = \sum (1, 5, 6, 7, 11, 12, 13, 15)$$

$$F = \bar{w}\bar{y}z + wx\bar{y} + wyz + \bar{w}xy \text{ (unique minimal expression)}$$

⇒ Now, check whether the above expression is minimal or not then we go for Tabulation method.

	1	5	6	7	11	12	13	15
* $\bar{w}\bar{y}z$	1	1						
* $wxy$						1	1	
* $wyz$					1			1
* $\bar{w}xy$			1	1				
$xz$		1		1			1	1

- Now,  $\bar{w}\bar{y}z$  covers the boxes 1,5 in k-map, so that put 1,1 in 1,5 column &  $\bar{w}\bar{y}z$  row & mark 1,5 (means they are covered)

- Similarly do for all implicants (Rows)

- Now check 1 minterm (1 column), It is covered only with  $\bar{w}\bar{y}z$  so a prime implicant that is essential so put \* on  $\bar{w}\bar{y}z$

- Similarly the min term '6' is covered by  $\bar{w}xy$  so,  $\bar{w}xy$  is the essential prime implicant

- Similarly analyze each column & mark the essential prime implicants & also marks the minterms that are also covered by the prime implicants, If all the minterms are covered then check \*'s on the rows & they will form minimal Expression

# # Minimal SOP example:

which of the following prime implicants are essential?

		00	01	11	10
AB					
C	0		1		1
	1	1	1		1

(a)  $B'C, A'B$

(b)  $A'C, A'B$

(c)  $A'B, AB'$

(d)  $A'B, AB', B'C$

Now if they have asked How many minimal expressions are there, then how to find it:-

		1	2	3	4	5
Essential Prime Implicants	* $A'B$		1	1		
	* $AB'$				1	1
	$A'C$	1		1		
	$B'C$	1				1

Essential Probable Candidates

$$\therefore F = \bar{A}B + A\bar{B} + \bar{A}C$$

$$F = \bar{A}B + A\bar{B} + \bar{B}C$$

} 2 minimal expressions

## Minimal pos

①  $F(W, X, Y, Z) = \Sigma(5, 6, 9, 10) = \Pi(0, 1, 2, 3, 4, 7, 8, 11, 12, 13, 14, 15)$

		wX				
		00	01	11	10	
yZ	00	0	0	0	0	→ (y+z)
	01	0	1	0	1	
	11	0	0	0	0	→ (y+z̄)
	10	0	1	0	1	
		↓ (w+x)		↓ (w̄+x̄)		

$$\therefore F = (y+z)(\bar{y}+\bar{z})(w+x)(\bar{w}+\bar{x}) \quad [\text{POS}]$$

$$= \bar{w}x\bar{y}z + w\bar{x}y\bar{z} + \bar{w}xy\bar{z} + w\bar{x}y\bar{z} \quad [\text{SOP}]$$

②

$$F'(W, X, Y, Z) = \Sigma(0, 1, 2, 3, 4, 7, 8, 11, 12, 13, 14, 15) = \Pi(5, 6, 9, 10)$$

		wX				
		00	01	11	10	
yZ	00	1	1	1	1	→ ȳz̄
	01	1	0	1	0	
	11	1	1	1	1	→ yz
	10	1	0	1	0	
		↓ w̄x̄		↓ wx		

$$\therefore F = \bar{y}\bar{z} + \bar{w}\bar{x} + yz + wx \quad [\text{SOP}]$$

$$= (w+\bar{x}+y+\bar{z})(\bar{w}+x+y+\bar{z}) \quad [\text{POS}]$$

$$(w+\bar{x}+\bar{y}+z)(\bar{w}+x+\bar{y}+z)$$

Find number of literals in minimum POS & SOP  
 for  $F(w, x, y, z) = \prod(1, 5, 6, 7, 11, 12, 13, 15)$

yz \ wx	00	01	11	10
00	1	1	0	1
01	0	0	0	1
11	1	0	0	0
10	1	0	1	1

$$F = (\bar{w} + \bar{z} + y) (w + y + \bar{z}) (\bar{w} + \bar{y} + \bar{z}) (w + \bar{x} + \bar{y}) \quad [\text{POS}]$$

$\Rightarrow 12$  literals

$$= w\bar{x}y + wy\bar{z} + \bar{w}\bar{x}y + \bar{w}y\bar{z} \quad [\text{SOP}]$$

$\Rightarrow 12$  literals


## # Introduction to Don't Care:

- (1) A function is said to be completely specified if it is given '0' or '1' for every combination of <sup>input</sup> variables. There are some functions which are not completely specified.
- (2) Combinations for which the value of a function is not specified are called Don't Care combinations.
- (3) The value of a function for such combination is denoted by ' $\phi$ ' or 'd'.
- (4) Since, each Don't Care combination represents 2 values {0,1}, an incompletely specified function containing  $k$  don't care combinations corresponds to a class of  $2^k$  distinct functions.
- (5) Our task is to choose the function having minimal representation out of those  $2^k$  functions.
- (6) We could assign a '0' or '1' to a '0' or '1' to a don't care combination in such a way to increase or decrease the size of a subcube.


a	b	f	1	2	3	4
0	0	1	1	1	1	1
0	1	1	1	1	1	1
1	0	$\phi$	0	0	1	1
1	1	$\phi$	0	1	0	1

Total 4 Possibilities


Q)  $w = \Sigma(5, 6, 7, 8) + \phi(10, 11, 12, 13, 14, 15)$



$w \Rightarrow w + xy + xz$  [SOP]




$F = AD + CD$




$F = xy + \bar{y}z$

Q)



$$F = x\bar{z} + \bar{x}z$$


Q)



$$F = wy + xy \quad [SOP]$$

$$= (x+y)(w+x)(\bar{x}+y) \quad [POS]$$


Q) Finding minimal Expressions in the following?



	0	1	2	5	7	8	9	10	13	15
*A	1		1			1		1		
*B				1	1				1	1
C		1		1			1		1	
D	1	1				1	1			

Minimum expression =  $\frac{A+B+C}{A+B+D}$

# # Branching technique for minimizing cyclic functions:



	0	1	5	7	8	10	14	15
✓ $A = \bar{w}\bar{x}\bar{y}$	X	X						
$B = \bar{w}\bar{y}\bar{z}$		X	X					
✓ $C = \bar{w}xz$			X	X				
$D = xyz$				X				X
✓ $E = wxy$							X	X
$F = wy\bar{z}$						X	X	
✓ $G = w\bar{x}\bar{z}$					X	X		
$H = \bar{x}\bar{y}\bar{z}$	X				X			

- Now, if I choose 'A' & include it in minimal expression then 'A' [included in ME]
- Now 0, 1 minterms are covered by 'A'. so delete A row & 0, 1 columns.
- Now, we can observe  $B \rightarrow C$  (B is covered by C  $\rightarrow$  B is redundant) &  $H \rightarrow G$  (H is covered by G  $\rightarrow$  H is redundant)

$\Rightarrow$  Now, (G is covering by it  $\Rightarrow$  it is redundant).  
 So delete, B, H rows  $\leftarrow$  Continue the procedure &  
 mark the essential prime implicants

Hence, the minimal ans will be  $A + C + G + E$ .

		xy			
z		00	01	11	10
0		1	1		1
1			1	1	1

$$F = \Sigma(0, 2, 3, 4, 5, 7)$$

	0	2	3	4	5	7
$\checkmark \bar{x}\bar{z} = A$	X	X				
$\bar{x}y = B$		X	X			
$\checkmark yz = C$			X			X
$xz = D$					X	X
$\checkmark x\bar{y} = E$				X	X	
$\bar{y}\bar{z} = F$	X			X		

$$F \Rightarrow A + C + E$$

$\uparrow$                      $\uparrow$   
 $B \rightarrow C$              $F \rightarrow E$

{ Hence, F & B is not needed }

# Difference b/w implicants & prime implicants:

Q) which of the following can be prime implicant of a function  $f(a, b, c)$ ?

- (a)  $ab + c$
- (b)  $b\bar{c} + a$
- (c)  $ac + b$
- $\checkmark$  (d)  $ab$

		AB			
C		00	01	11	10
0				1	
1		1	1	1	1

Q) which of the following can't represent prime Implicants on set of  $f(A, B, C)$

(a)  $\{ab, bc, ca\}$

(b)  $\{\bar{a}, b, ac\}$

(c)  $\{b\bar{c}a, ba, bc\}$

(d)  $\{\bar{a}\bar{b}, ab\}$

C \ AB	00	01	11	10
0	1	1	1	1
1	1	1	1	1

$\{ab, bc, ca\}$

↑  
If  $ab$  is prime implicant then anything containing 'a' should not be present.

$ba\bar{c}, ab, bc$

$\frac{ab\bar{c}}{\text{Hence, not Prime Implicant}}, ab, bc$

Hence, not Prime Implicant

Converting a function into self dual:

Q) what minterms have to be added to make the following function as self dual

$$f(A, B, C, D) = \bar{A}BC + (A+C)D$$

$= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{C}\bar{D} + B\bar{D}$  terms should not be added as these are mutual exclusive to the given terms

$$f(A, B, C, D) = \bar{A}BC(D+\bar{D}) + ACD(B+\bar{B}) + BD(A+\bar{A})(C+\bar{C})$$

$$= \bar{A}BCD + \bar{A}BC\bar{D} + \bar{A}BCD + \bar{A}\bar{B}CD +$$

$$\bar{A}BC\bar{D} + A\bar{B}CD + \bar{A}BCD + \bar{A}B\bar{C}D$$

$$= \bar{A}BCD + \bar{A}BC\bar{D} + \bar{A}BCD + \bar{A}\bar{B}CD + A\bar{B}CD + \bar{A}B\bar{C}D$$

<del>7</del>	6	15	11	13	5
↑	↑	↑	↑	↑	↑
8	9	0	4	2	10

Note:-  
(0,15) (1,14) (2,13) (3,12)  
(4,11) (5,10) (6,9) (7,8)

The left out pairs are:  
(1,14) (3,12)  
= 2 choices + 2 choices  
⇒ 4 minterms can be added.

{ (1,3) (14,3) }  
{ (1,12) (14,12) }

## # Combining functions having Dont Care:

Q) How many functions does  $f_1 \cdot f_2$  &  $f_1 + f_2$  represent?

$$f_1(a,b,c) = \Sigma(0,2,4) + \phi(3,5,7)$$

$$f_2(a,b,c) = \Sigma(2,3) + \phi(1,6,7)$$

A	$f_1$	$f_2$	$f_1 \cdot f_2$	$f_1 + f_2$
000 $\rightarrow$ 0	1	0	0	1
001 $\rightarrow$ 1	0	$\phi$	0	$\phi$
010 $\rightarrow$ 2	1	1	1	1
011 $\rightarrow$ 3	$\phi$	1	$\phi$	1
100 $\rightarrow$ 4	1	0	0	1
101 $\rightarrow$ 5	$\phi$	0	0	$\phi$
110 $\rightarrow$ 6	0	$\phi$	0	$\phi$
111 $\rightarrow$ 7	$\phi$	$\phi$	$\phi$	$\phi$

2 Dont cares ( $\phi, \phi$ )

Can take 2 values (0,1)

Can take 2 values (0,1)

$$\Rightarrow 2^2$$

$\Rightarrow 4$  functions

4 Dont cares

$$\Rightarrow 2^4$$

$\Rightarrow 16$  functions

Hence,

$$f_1 \cdot f_2 \Rightarrow 4$$

$$f_1 + f_2 \Rightarrow 16$$

Q) What are the number of prime implicants, Essential prime implicants & Redundant prime implicants for the function

$$f(A,B,C) = \Sigma(2,5,6,7)$$

AB	00	01	11	10
0		1	1	
1			1	1

No of implicants = 3

Essential = 2

Redundant = 1

Q) A function  $f(A, B, C) = \Sigma(3, 5, 6)$  is minimized to  $(A+B)$  then what are Don't cases?

	AB		
	00	01	11
C			
0			1
1		1	0

$\rightarrow$  A (from row 0)  
 $\downarrow$  BC (from column 1)

$\Rightarrow \phi(4, 7)$  are the Don't cases

$\Rightarrow \underline{\underline{\Sigma \phi(4, 7)}}$

• Number of minimal expressions:

In a k-map it was found that all the essential prime implicants are covering all terms except 2 min terms. Those 2 min terms are in turn covered by 3 non-essential prime implicants each. What is the number of minimal SOP expressions?

The Sol<sup>n</sup> is  $EPI + \overset{\uparrow}{\text{3 choices}} + \overset{\uparrow}{\text{3 choices}}$

$\therefore$  9 minimal expressions are possible

• Beautiful question on prime implicant chart:

In a prime implicant chart representing boolean expression  $f(w,x,y,z)$  columns represent minterms & rows represent prime implicants, Identify P, Q, R, S & a, b?

		0	4	5	7	8	a	b
$\bar{w}\bar{y}\bar{z}$	P	✓	✓					
$\bar{x}\bar{y}\bar{z}$	Q	✓				✓		
$\bar{w}x\bar{y}$	R		✓	✓				
$xz$	S			✓	✓		✓	✓

∴ a=13, b=15

	wx	00	01	11	10
y2	00	1	1		1
01			1	a	
11			1	b	
10					

a, b can't be present here, because if they are present then it should cover the minterm 4 but if we check 's' it does not cover the minterm 4

a, b can't be in this positions because if they were present 'P' could not become a prime implicant

# # Variable output Map (VEM)

$$f(A, B, C) = \Sigma(1, 3, 5, 7)$$

A	B	C	f
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

So, for the given values of A, B, the function 'f' behaves exactly as 'c'.

A	B	f
0	0	c
0	1	c
1	0	c
1	1	c

Variable for  $\Sigma(1, 3, 5, 7)$   
 output Map (VEM)

$$A=0 \leftarrow c$$

$$B=0$$

$$A=0 \leftarrow \bar{c}$$

$$B=1$$

$$A=1 \leftarrow c$$


$$B=0$$

$$A=1 \leftarrow \bar{c}$$

$$B=1$$

Key for  $f = \Sigma(0, 2, 4, 6) \Rightarrow$  behaves as  $\Sigma(4, 3, 5, 7)$  with complement

$f = \Sigma(1, 2, 3, 5, 6) \Rightarrow$  behaves as  $(c, 1, c, \bar{c})$



## Minimization using VEM:

- ① set all the variables in a cell as '0' & obtain the SOP expression
- ② (a) Make one variable in the cell as '1' & obtain SOP by making earlier minterms (1's) as don't cares.  
 (b) Multiply the above SOP with the concerned variable
- ③ Repeat the step-2 until all the variables in the cell are covered.
- ④ SOP of VEM is obtained by ORing the previous SOP expression.

		00	01	11	10
C	AB				
0		0	1	0	0
1		0	1	0	0

→ If a k-map is used then it contains  $4 \times 4 = 16$  entries

↳ It is 4-variable map & hence the function behaves as one of the variable for a given set of other variables. Here 'f' behaves as  $D/\bar{D}$  for given set of inputs ABCD.

Step 1 Replace the variables with 0's & obtain the SOP expression

		00	01	11	10
C	AB				
0		0	1	0	0
1		0	1	0	0

→  $\bar{A}B$

Step-2(a) Replace any one of the variables D or D' with 1's & replace the minterms (cells having ones) with don't cases ( $\phi$ ) [D replaced]

		00	01	11	10
C	AB				
0		1	$\phi$	0	0
1		1	$\phi$	0	0

→  $\bar{A}$

Step-2(b) Now, we have replaced 'D' in step 2(a) now replace D' with 1's & 1's should be made as don't cases & remaining cells are '0'. [D' replaced]

		00	01	11	10
C	AB				
0		0	$\phi$	1	1
1		0	$\phi$	0	$\phi$

→  $A\bar{C}$

Step-3

$F \Rightarrow \bar{A}B + \bar{A}D + A\bar{C}\bar{D}$  i.e. [step 1 + step 2 + D + step 2 + D']

Q)  $f(A, B, C) = \Sigma(3, 5, 6, 7)$  is realised by following VEM, then find P, Q, R, S.

	A	0	1
B	0	P	S
	1	R	Q

(a)  $P=0, R=S=C, Q=1$

(b)  $P=Q=0, R=C, S=1$

(c)  $P=0, Q=R=C, S=1$

(d) None

$f(A, B, C) = \Sigma(3, 5, 6, 7)$

A	B	C	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Now,

	A	0	1
B	0	0	C
	1	C	1

Step 1

	a	0	1
b	0	0	0
	1	0	1

ab

Step 2

	a	0	1
b	0	0	1
	1	1	1

$\Rightarrow (a+b) + c$   
 $= ab + bc$

Step 3  $ab + bc + ca$

Hence,  $P=0$

$S=C$

$R=C$

$Q=1$

Problem on k-map

RS \ PQ	00	01	11	10
00		1	1	1
01	1	1		1
11		1	1	1
10	1	1		1

How many minimal functions are possible?

10 prime implicants  
& 12 Minterms

	1	2	4	5	6	7	8	9	10	11	12	15
$\bar{P}\bar{Q}$			✓	✓	✓	✓						
$P\bar{Q}$							✓	✓	✓	✓		
$Q\bar{R}\bar{S}$			✓								✓	
$P\bar{R}\bar{S}$							✓				✓	
$\bar{P}R\bar{S}$	✓			✓								
$\bar{Q}RS$	✓							✓				
$QRS$						✓						✓
$PRS$										✓		✓
$\bar{Q}R\bar{S}$		✓							✓			
$\bar{P}R\bar{S}$		✓			✓							

Now, if include  $\Rightarrow \bar{P}\bar{Q}$  then (4,5,6,7) will be covered  
if include  $\Rightarrow P\bar{Q}$  then (8,9,10,11) will be covered

- Now,
- $\begin{matrix} \bar{Q}\bar{R}\bar{S} \\ \bar{P}\bar{R}\bar{S} \end{matrix} \rightarrow 2 \text{ ways}$
  - $\begin{matrix} \bar{P}R\bar{S} \\ \bar{Q}R\bar{S} \end{matrix} \rightarrow 2 \text{ ways}$
  - $\begin{matrix} QRS \\ PRS \end{matrix} \rightarrow 2 \text{ ways}$
  - $\begin{matrix} \bar{Q}RS \\ \bar{P}R\bar{S} \end{matrix} \rightarrow 2 \text{ ways}$


$2^4 \Rightarrow 16$  functions are possible

Hence,  $\bar{P}\bar{Q} + P\bar{Q} + (Q\bar{R}\bar{S}, P\bar{R}\bar{S}) + (\bar{P}R\bar{S}, \bar{Q}R\bar{S}) + (QRS, PRS) + (\bar{Q}R\bar{S}, \bar{P}R\bar{S})$

(4,5,6,7) (8,9,10,11) (12) (1)  
(15) (2)

## # Finding free variables:

Q) How many variables are free in the expression denoted by the following K-map?




$$F \Rightarrow (x+z)(\bar{x}+z) \text{ [POS]}$$

$$F = x\bar{z} + \bar{x}z \text{ [SOP]}$$

∴ (w, y) are not required

Relationship in b/w Minimal POS, SOP in case of Dont Cares:



$$F = yz + xz \text{ [SOP]}$$


$$= (\bar{x}+y)(\bar{y}+z) \text{ [POS]}$$

	wx			
y2	00	01	11	10
00		φ	φ	
01			1	1
11	1	1	1	1
10				

$\Rightarrow wz + yz = f_1$

S.No	w	x	y	z	f	<u>f<sub>1</sub></u>	f <sub>2</sub>	f <sub>3</sub>	f <sub>4</sub>
1	0	0	0	1	0	0	0	0	0
2	0	0	1	0	0	0	0	0	1
3	0	0	1	1	1	1	1	1	1
4	0	0	0	0	φ	0	0	1	1
5	0	1	0	1	0	0	0	0	0
6	0	1	1	0	0	0	0	0	1
7	0	1	1	1	1	1	1	1	0
8	0	1	0	0	0	0	0	1	1
9	1	0	0	0	1	1	1	0	0
10	1	0	0	1	0	0	1	1	1
11	1	0	1	1	1	1	1	1	
12	1	1	0	0	φ	0	1	0	1
13	1	1	0	1	1	1	1	1	0
14	1	1	1	0	0	0	1	0	1
15	1	1	1	1	1	1		1	
16	1	1	1	1	1	1			

f



	wx			
y2	00	01	11	10
00	0	φ	φ	0
01	0	0		
11				
10	0	0	0	0

$\Rightarrow (w+y)(z) = f_1$

Let  $t(w,x,y,z) = \Sigma(1,2,3,5,13) + \Sigma\phi(6,7,8,9,11,15)$   
 & let  $f(w,x,y,z)$  be the minimal SOP &  $g(w,x,y,z)$  be the minimal POS. Are  $f$  &  $g$  identical?

Case 1:

wx	00	01	11	10
yz	00			$\phi$
01	1	1	1	$\phi$
11	1	$\phi$	$\phi$	$\phi$
10	1	$\phi$		

Annotations:  
 - A horizontal group of 1s in row 01 is labeled  $z$ .  
 - A horizontal group of 1s in row 11 is labeled  $y\bar{w}$ .  
 - A vertical group of 1s in column 00 is labeled  $y\bar{w}$ .

$$f = \Sigma(1,2,3,5,6,7,9,11,13,15)$$

wx	00	01	11	10
yz	00	0	0	$\phi$
01				$\phi$
11	$\phi$	$\phi$	$\phi$	
10	$\phi$	0	0	

Annotations:  
 - A horizontal group of 0s in row 00 is labeled  $\bar{y} + z$ .  
 - A horizontal group of 0s in row 10 is labeled  $z + \bar{w}$ .

$$g = \Pi(0,4,10,8,12,14) = \Sigma(1,2,3,5,6,7,9,11,13,15)$$

Case 2:

wx	00	01	11	10
yz	00	0	0	$\phi$
01				$\phi$
11	$\phi$	$\phi$	$\phi$	
10	$\phi$	0	0	

Annotations:  
 - A horizontal group of 0s in row 00 is labeled  $\bar{y} + z$ .  
 - A horizontal group of 0s in row 10 is labeled  $\bar{w} + \bar{y}$ .

$$g = \Pi(0,4,8,10,12,14,15) = \Sigma(1,2,3,5,6,7,9,13)$$

$\therefore f$  &  $g$  are not identical in case of inclusion of don't cares

Here, there are 6 don't cares, so  $2^6$  functions are possible [As each don't care has two choices either 0 or 1]

$\Rightarrow 2^6$  functions are possible

## # Comparing independent variables in minimal SOP & POS:

Q Minimal expression represented by the k-map is free from?

	AB	00	01	11	10	
CD	00	1	0	0	0	$\bar{A}\bar{B}$
	01	1	1	0	0	$\bar{A}D$
	11	1	1	1	1	$C$
	10	1	1	1	1	

$\bar{B}+C+D$  (circled in blue)  
 $\bar{A}+C$  (circled in blue)

$$SOP = \bar{A}\bar{B} + \bar{A}D + C$$

$$POS = (\bar{A}+C)(\bar{B}+C+D)$$

Both SOP as well as POS are dependent on all variables i.e. A, B, C, D. Hence, Minimal expression is dependent on all the variables

- (a) 1-variable
- (b) 2-variable
- (c) 3-variable
- (d) Dependent on all

## # Numbers of irredundant & minimal Expression:-

	AB	00	01	11	10
CD	00	1	1		
	01		1	1	
	11			1	1
	10				1

- (1) Number of prime Implicants? 6 (red+blue)
- (2) Number of Essential prime Implicants? 2 (blue)
- (3) Number of Redundant prime Implicants? 4 (red)
- (4) Minimal SOP?
- (5) How many minimal Expressions are there?

	0	4	5	10	11	13	15
$P = \bar{A}\bar{C}D$	✓	✓					
$Q = \bar{A}B\bar{C}$		✓	✓				
$R = B\bar{C}D$			✓			✓	
$S = ABD$						✓	✓
$T = ACD$					✓		✓
$V = A\bar{B}C$				✓	✓		

Q is dominated by R [Q → R]  
 T is dominated by S [T → S]

$$F = P + V + R + S \text{ (minimal SOP)}$$



i.e. All minimal expressions are Irredundant but all Irredundant expressions are not minimal.

$$\begin{matrix} 5 & 13 & 15 \\ (Q+R) & (R+S) & (S+T) \\ 0 & 1 & 0 & 1 & 0 & 1 \end{matrix}$$

$$\begin{aligned} &= QRS + QRT + QSS + QST + RRS + RRT + RSS + RST \\ &= QRS + QRT + QST + QST + RST + RT + RS + RST \\ &= QRS + RS + QST + QST + RT + RST + QRT \\ &= RS + QST + RT + QRT \\ &= RS + QS + RT \end{aligned}$$

$$\therefore \left. \begin{matrix} P + V + Q + S \\ P + V + R + T \\ P + V + R + S \end{matrix} \right\} \text{ 3 Irredundant minimal Expression}$$

$$f(v, w, x, y, z) = \sum (13, 15, 17, 18, 19, 20, 21, 23, 25, 27, 29, 31) + \sum \phi (1, 2, 12, 24)$$

	13	15	17	18	19	20	21	23	25	27	29	31
$A = v z$			✓		✓		✓	✓	✓	✓	✓	✓
$B = w x z$	✓	✓									✓	✓
$C = v \bar{w} \bar{x} \bar{y}$						<del>✓</del>	<del>✓</del>		✓			
$D = v \bar{w} x \bar{y}$				<del>✓</del>	<del>✓</del>	✓	✓					
$E = v \bar{w} \bar{x} y$				✓	✓							
$F = \bar{v} w x \bar{y}$	✓											
$G = \bar{w} \bar{x} y \bar{z}$				✓								
$H = \bar{w} \bar{x} \bar{y} z$			✓									

$A + B + D + E$   
 $A + B + D + G$

} Minimal as well as Irredundant

Don't cares are not included in the prime Implicant chart

# f(vwxyz)

	0	1	3	4	7	13	15	19	20	22	23	29	31
A = wxz						✓	✓					✓	✓
B = xyz					✓		✓				✓		✓
C = $\bar{w}yz$			✓		✓			✓			✓		
D = $v\bar{w}zy$										✓	✓		
E = $w\bar{x}z$									✓	✓			
F = $\bar{w}x\bar{y}z$				✓					✓				
G = $\bar{v}\bar{w}\bar{x}z$			✓	✓									
H = $\bar{v}\bar{w}\bar{y}z$	✓			✓									
I = vwxy	✓	✓											

$\overset{0}{(I+H)}$      $\overset{1}{(G+I)}$      $\overset{4}{(F+H)}$      $\overset{20}{(E+F)}$      $\overset{22}{(D+E)}$   
 $\Rightarrow (I+GH)(F+H)(E+FD)$   
           0    1    0    1    0    1

$\overset{000}{IFE} \quad \overset{001}{IFFD} \quad \overset{010}{IHE} \quad \overset{011}{IHF D} \quad \overset{100}{GHFE} \quad \overset{101}{GHFFD} \quad \overset{110}{GHHE} \quad \overset{111}{GHHFD}$   
 $\Rightarrow IFE + IFFD + IHE + IHFD + GHFE + GHFFD + GHHE + GHHFD$   
 $\Rightarrow IFE + IFD + IHE + IHFD + GHFE + GHFFD + GHE + GHF D$   
 $\Rightarrow IFE + IFD + IHFD + IHE + GHEF + GHE + GHFD$   
 $\Rightarrow IFE + IFD + IHE + GHE + GHFD$

- A + C + I + F + E
  - A + C + I + F + D
  - A + C + I + H + E
  - A + C + G + H + E
  - A + C + G + H + F + D
- } 4 minimal expression which are Irredundant

# considers 3 variable functions

$$f_1(A, B, C) = \Sigma(0, 7) + \Sigma\phi(1, 2, 5)$$

$$f_2(A, B, C) = \Sigma(0, 1, 3) + \Sigma\phi(4, 7)$$

Find  $f_1 \cdot f_2$  and  $f_1 + f_2$  when minimized?

Method-1:

	$f_1$	$f_2$	$f_1 \cdot f_2$	$f_1 + f_2$
0	1	1	1	1
1	$\phi$	1	$\phi$	1
2	$\phi$	0	0	$\phi$
3	0	1	0	1
4	0	$\phi$	0	$\phi$
5	$\phi$	0	0	$\phi$
6	0	0	0	0
7	1	$\phi$	$\phi$	1

$$1 + \phi = 1 \quad 1 \cdot \phi = \phi$$

$$0 + \phi = \phi \quad 0 \cdot \phi = 0$$

$f_1 \cdot f_2$

	AB			
C	00	01	11	10
0	1			
1	$\phi$		$\phi$	

$$\Rightarrow \bar{A}\bar{B}$$

$f_1 + f_2$

	AB			
C	00	01	11	10
0	1	$\phi$		$\phi$
1	1	1	1	$\phi$

$$\Rightarrow \bar{A} + C$$

Method-2:

$$f_1 \cdot f_2 = \Sigma(0) + \Sigma\phi(1, 7)$$

$$f_1 + f_2 = \Sigma(0, 1, 3, 7) + \Sigma\phi(2, 5, 4)$$

Q Consider a new boolean operation '\$' defined as  $A \$ B = \bar{A} + B$ , then find  $f_1 \$ f_2$

	AB	00	01	11	10
C	0	0	1	0	1
	1	0	1	1	0

(f<sub>1</sub>)

	AB	00	01	11	10
C	0	1	0	0	1
	1	0	1	1	1

(f<sub>2</sub>)


$$f_1 \$ f_2 = \bar{f}_1 + f_2$$

	AB	00	01	11	10
C	0	1	0	1	0
	1	1	0	0	1


(f<sub>1</sub>)

	AB	00	01	11	10
C	0	1	0	0	1
	1	0	1	1	1

(f<sub>2</sub>)



Q Consider three-three variable functions  $f_1(P, Q, R) = \Sigma(0, 2, 3)$ ,  $f_2(P, Q, R) = \Sigma(3, 5, 7)$ ,  $f_3(P, Q, R) = \Sigma(1, 3, 7)$ . These functions are sharing 4 prime implicants A, B, C, D (all of them are pairs) as shown



Method-1:

	PQ	00	01	11	10
R	0	1			
	1	1	1		

$f_1 = \bar{P}\bar{Q} + \bar{P}R$

	PQ	00	01	11	10
R	0				
	1	1	1	1	

$f_2 = QR + PR$

	PQ	00	01	11	10
R	0				
	1	1	1	1	

$f_3 = \bar{P}R + QR$

- Hence,
- C =  $\bar{P}R$
  - B =  $QR$
  - D =  $PR$
  - A =  $\bar{P}\bar{Q}$


Method-2:

	PQ	00	01	11	10
R	0	f <sub>1</sub>			
	1	f <sub>2</sub>	f <sub>1</sub> f <sub>2</sub> f <sub>3</sub>	f <sub>2</sub> f <sub>3</sub>	f <sub>2</sub>


# # Introduction to Logic Design

## Logic Design:


- The main application of switching theory is in the design of digital circuits. It is called logic design.
- These circuits are designed using basic elements called GATES




[AND] →  $A \cdot B$




[OR] →  $A + B$




[NAND] →  $\overline{A \cdot B}$




[NOR] →  $\overline{A + B}$



[NOT] →  $\overline{A}$




[EX-OR] →  $\overline{A}B + A\overline{B}$





[EX-NOR] →  $\overline{A}\overline{B} + AB$

Design a circuit for  $\overline{A}B + A\overline{B}$  (ie EX-OR) with NOT, AND & OR Gate only.








If we are using less than 10 gates  $\Rightarrow$  Small scale Integration (SSI)  
 10-100 gates  $\Rightarrow$  Medium scale Integration (MSI)  
 100-1000 gates  $\Rightarrow$  Large scale Integration (LSI)  
 > 1000 gates  $\Rightarrow$  Very large scale Integration (VLSI)

AND-OR Realization  $\leftarrow$  Implementation.  
~~OR-AND Realization~~  $\leftarrow$  Implementation.  
 $f(A, B, C, D) = AB + CD$  [SOP]       $f(A, B, C, D) = (A+B)(C+D)$  [POS]




1 AND-OR Realization  $\leftarrow$  Implementation






AND-OR  
Realization  $\Rightarrow$

NAND-NAND  
Realization

NOT using NAND gate



② OR-AND Realization ← Implementation




OR-AND Realization  $\Rightarrow$  NOR-NOR Realization

NOT using NOR gate





# Minimum number of NAND gates required to represent the following :-



Total NAND gates required = 2 + 3  
 $\Rightarrow$  5

Q what does the following function represent?



$$\begin{aligned}
 R &\Rightarrow \overline{(B+AC)} \cdot \overline{(C+AB)} \\
 &= \bar{B}(\bar{A}+\bar{C}) \cdot \bar{C}(\bar{A}+\bar{B}) \\
 &= \bar{B}(\bar{A}+\bar{B}) \cdot \bar{C}(\bar{A}+\bar{C}) \\
 &= (\bar{A}\bar{B} + \bar{B}) \cdot (\bar{A}\bar{C} + \bar{C}) \\
 &= (\bar{B}) \cdot (\bar{C}) \\
 &= \bar{B} \cdot \bar{C} \\
 &= \overline{B+C}
 \end{aligned}$$

OR



$$\begin{aligned}
 R &= \overline{B+AC} + \overline{AB+C} \\
 &= \overline{B+AB+C+AC} \\
 &= \overline{B(A+1) + C(A+1)} \\
 &= \overline{B+C}
 \end{aligned}$$

# Minimum number of NOR gates required to represent the following :-

$$F(P, Q, R) = P + QR$$

NOR-NOR  $\Rightarrow$  OR-AND  $\Rightarrow$  POS

$$F \Rightarrow P + QR \\ = (P + Q)(P + R)$$



Hence, 3 NOR gates are required to design the given function.



# Minimum number of NOR gates required to represent the following

$$F(x, y, z) = x + x\bar{y} + x\bar{y}z \\ = x(1 + \bar{y} + \bar{y}z) \\ = x(1) \\ = x$$



First Minimize the given function & then try to design the circuit

Hence, 0 NOR gates are required to design the given function.

# # EX-OR & EX-NOR implementation with NOR :-



EX-OR  $\leftrightarrow$  NAND | 4



EX-NOR  $\leftrightarrow$  NOR | 4

$$\begin{aligned}
 &= \overline{PQ + \overline{P}\overline{Q}} \\
 &= (\overline{PQ}) * (\overline{\overline{P}\overline{Q}}) \\
 &= (\overline{P} + \overline{Q})(P + Q) \\
 &= P\overline{Q} + \overline{P}Q
 \end{aligned}$$


} Negation of EXOR is EXNOR

For designing the EXNOR gate using NAND gate we can first design the EXOR gate using NAND gate & lastly put one more NAND gate to complement the final result i.e. For converting EXOR to EXNOR

Hence, EXNOR  $\rightarrow$  NAND |  $u+1=5$

||ly For EXOR  $\rightarrow$  NOR |  $u+1=5$

Half adder:




$$\begin{aligned}
 F_1 &= P \oplus Q \\
 F_2 &= PQ
 \end{aligned}$$

P	Q	Sum $\uparrow$ $F_1$	Carry $\uparrow$ $F_2$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Half adder: (A, B)

Full adder: (A, B, C)

## # Half Subtractor:




$$F_1 = P \oplus Q$$

$$F_2 = \bar{P}Q$$

P	Q	Subtract ( $F_1$ )	Borrow ( $F_2$ )
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Half subtractor: (A, B)

## # Comparator:



$$F_1 = \bar{P}Q$$


$$F_2 = P\bar{Q} + \bar{P}Q$$

$$F_3 = P\bar{Q}$$


P	Q	(P < Q) ( $F_1$ )	(P = Q) ( $F_2$ )	(P > Q) ( $F_3$ )
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

# # Multiplexers:

- A multiplexer is an electronic switch that can connect one out of  $n$  inputs to output
- It can't change the logical level of the input, it only provides the connection b/w input & output
- It is functionally complete, i.e. all boolean functions can be realized using only multiplexer without any other gates.




$$\text{function } (f) = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3 \quad \left. \vphantom{\text{function}} \right\} \text{AND-OR realization}$$



# # Proving that mux is functionally complete:

To say functionally complete, we should derive  
 (+, ·, -) or (+, -) or (-, -)




X	X'
0	1
1	0

$$f = \bar{X} I_0 + X I_1$$

$$\bar{X} = \frac{\bar{X} \cdot 1}{I_0=1} + \frac{X \cdot 0}{I_1=0}$$


when  $X=0$ ,  $I_0$  selected  
 when  $X=1$ ,  $I_1$  selected



$$f = \bar{B} I_0 + B I_1$$

$$AB = \frac{\bar{B} \cdot 0}{I_0=0} + \frac{B \cdot A}{I_1=A}$$

A	B	AB
0	0	0
0	1	0
1	0	0
1	1	1




$$f = \bar{B} I_0 + B I_1$$

$$\begin{aligned} A+B &= \bar{A}\bar{B} + \bar{A}B + AB \\ &= \bar{B}(A) + B(A+\bar{A}) \\ &= \frac{\bar{B} \cdot A}{I_0=A} + \frac{B \cdot 1}{I_1=1} \end{aligned}$$

A	B	A+B
0	0	0
0	1	1
1	0	1
1	1	1

We got NOT, AND, OR using the mux  
 Therefore mux is functionally complete device.

# # Implementing functions with mux :



$$F = \bar{A}\bar{B}I_0 + \bar{A}BI_1 + A\bar{B}I_2 + ABI_3$$

Now, if we want to implement function 'g' say -

A	B	g
0	0	1
0	1	0
1	0	0
1	1	1

$$g(A,B) = \bar{A}\bar{B} + AB$$

$$= \bar{A}\bar{B} \overset{\textcircled{1}}{+} \bar{A}B \overset{\textcircled{0}}{+} A\bar{B} \overset{\textcircled{0}}{+} AB \overset{\textcircled{1}}{+}$$

$\begin{matrix} \uparrow & \uparrow & \uparrow & \uparrow \\ I_0 & I_1 & I_2 & I_3 \end{matrix}$

∴ Mux can be implemented

Now, using 4x1 multiplexer we can implement a function of 2 variables

⇒ (2<sup>2</sup> × 1) Mux - 2 variable function can be implemented.

⇒ (2<sup>3</sup> × 1) Mux - 3 variable function can be implemented.


⋮  
 ⇒ (2<sup>n</sup> × 1) Mux - n variable function can be implemented.

Can we Implement a 3 variable function using  $(4 \times 1)$  mux?

Yes, It is possible but we might have to use more gates (in some cases)

A	B	C	g
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

$$\begin{aligned}
 g &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC \\
 &= \bar{A}\bar{B}(C) + \bar{A}B(\bar{C}) + \bar{A}B(C) + AB(C) \\
 &= \bar{A}\bar{B}(C) + \bar{A}B(C + \bar{C}) + \bar{A}B(C) + AB(C) \\
 &= \bar{A}\bar{B}(C) + \bar{A}B(1) + \bar{A}B(C) + AB(C)
 \end{aligned}$$



$\therefore$  Now, Just by using  $(2^n \times 1)$  mux, we may implement a function having more than  $n$ -variables but It may require some more gates.

Now, we can't implement a function of 4 variables using  $4 \times 1$  mux because out of the 4 variables, 2 variables must be given to select lines & the remaining 2 variables are not independent i.e. they are the function of two variables & we require more gates.


The function that is formed with 4 variables is :-

$$F = \bar{A}\bar{B}(CD) + \bar{A}B(CD) + A\bar{B}(CD) + AB(CD)$$

$$f(A, B, C) = \Sigma(1, 2, 4, 6, 7)$$


$$\begin{aligned} &\Rightarrow \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \\ &= \bar{A}\bar{B}(\underline{C}) + \bar{A}B(\underline{\bar{C}}) + A\bar{B}(\underline{\bar{C}}) + AB(\underline{C+\bar{C}}) \end{aligned}$$

$I_0$        $I_1$        $I_2$        $I_3$



### # Multiplexer with Enable Input:


(I want to put ON-OFF switch to the mux Device)



$$F = E(I_0\bar{S}_1\bar{S}_0 + I_1\bar{S}_1S_0 + I_2S_1\bar{S}_0 + I_3S_1S_0)$$

- whenever E is 1, function will be acting as mux & gives output 1
- whenever E is 0, function will be acting as switch off & gives output 0

# Minimize the function represented by the following mux:



$$\begin{aligned}
 f &= E(I_0 \bar{S}_1 \bar{S}_0 + I_1 \bar{S}_1 S_0 + I_2 S_1 \bar{S}_0 + I_3 S_1 S_0) \\
 &= \bar{Z}(X \bar{Z} Y + X Y Z + \cancel{Y \bar{Y} Z} + \bar{Y} \bar{Y} Z) \\
 &= \bar{Z}(X Y \bar{Z} + X Y Z + \bar{Y} Z) \\
 &= \bar{Z}(X Y (Z + \bar{Z}) + \bar{Y} Z) \\
 &= \bar{Z}(X Y + \bar{Y} Z) \\
 &= X Y \bar{Z} + \bar{Y} Z \bar{Z} \\
 &= X Y \bar{Z}
 \end{aligned}$$

# Relation b/w select lines & input lines:

$$f(A, B, C) = \sum(2, 3, 5, 6, 7)$$

(a)  $S_1 = B, S_0 = C$

(b)  $S_1 = C, S_0 = B$


$$\begin{aligned}
 F &= \bar{A} \bar{B} \bar{C} + \bar{A} B \bar{C} + A \bar{B} \bar{C} + A B \bar{C} + A B C \\
 &= \bar{B} \bar{C}(0) + \bar{B} C(A) + B \bar{C}(1) + B C(1)
 \end{aligned}$$

$S_1 = B, S_0 = C \Rightarrow I_0 = 0, I_2 = 1$   
 $I_1 = A, I_3 = 1$

$S_1 = C, S_0 = B \Rightarrow I_0 = 0, I_2 = A$   
 $I_1 = 1, I_3 = 1$

## # Cascading multiplexers :-


what is the function in canonical SOP?



$$\begin{aligned}
 g &= \bar{B}I_0 + BI_1 \\
 &= \bar{B}A + B \cdot 1 \\
 &= A\bar{B} + B
 \end{aligned}$$

$$\begin{aligned}
 F &= \bar{C}I_0 + CI_1 \\
 &= \bar{C}(A\bar{B} + B) + CB \\
 &= A\bar{B}\bar{C} + B\bar{C} + BC \\
 &= \underbrace{A\bar{B}\bar{C}}_{(4)} + \underbrace{AB\bar{C}}_{(6)} + \underbrace{\bar{A}B\bar{C}}_{(2)} + \underbrace{\bar{A}BC}_{(3)} + \underbrace{ABC}_{(7)}
 \end{aligned}$$


$$F \Rightarrow \Sigma(2, 3, 4, 6, 7)$$



$$\begin{aligned}
 g &= \bar{X}_2(1) + X_2(0) \\
 &= \bar{X}_1
 \end{aligned}$$

$$\begin{aligned}
 h &= \bar{X}_2(\bar{X}_1) + X_2(X_1) \\
 &= X_1 \odot X_2 \text{ [EX-NOR]}
 \end{aligned}$$

$$\begin{aligned}
 F &= \bar{X}_1(\bar{X}_1\bar{X}_2 + X_1X_2) + X_1X_2 \\
 &= \bar{X}_1\bar{X}_1\bar{X}_2 + X_1\bar{X}_1X_2 + X_1X_2 \\
 &= \bar{X}_1\bar{X}_2 + X_1X_2 \\
 &= X_1 \odot X_2 \text{ [EX-NOR]}
 \end{aligned}$$



$$g = \overline{R}A + RB \rightarrow \overline{R}(I_0) + R(I_1)$$

$$f = \overline{(\overline{R}A + RB)}P + (\overline{R}A + RB)Q$$


$$= (R + \overline{A})(\overline{R} + \overline{B})P + A\overline{R}Q + BRQ$$

$$= R\overline{B}P + \overline{A}\overline{B}P + \overline{A}\overline{R}P + A\overline{R}Q + BRQ = \overline{A} + \overline{B}$$

$$= RP(\overline{B}) + P(\overline{A}\overline{B}) + P\overline{R}(\overline{A}) + RQ(A) + RQ(B)$$

### # Expansion of Multiplexers:

Design 8x1 mux using 2x1 mux only.




Level 1 → 4  
 Level 2 → 2  
 Level 3 → 1  
 } Total 7 [2x1 mux] are needed to construct 8x1 mux.

Construct  $8 \times 1$  mux using  $2 \times 1$  mux

1 mux  $\rightarrow$  2 lines

1 line  $\rightarrow \frac{1}{2}$  mux




Total  $\Rightarrow 4 + 2 + 1$   
 $\Rightarrow 7$

Hence, To construct  $8 \times 1$  mux with the help of  $2 \times 1$  mux we need 7 ( $2 \times 1$  mux)

Construct  $32 \times 1$  mux using  $4 \times 1$  mux

1 mux  $\rightarrow$  4 lines

1 line  $\rightarrow \frac{1}{4}$  mux



Total  $\Rightarrow 8 + 2 + 1$   
 $\Rightarrow 11$

$\uparrow$   
last mux is not used with full capacity.

Hence, To construct  $32 \times 1$  mux with the help of  $4 \times 1$  mux we need 11 ( $4 \times 1$  mux)

Construct  $64 \times 1$  mux using  $4 \times 1$  mux.

1 mux  $\rightarrow$  4 lines

1 line  $\rightarrow \frac{1}{4}$  mux

64 lines  $\rightarrow \frac{64}{4} \Rightarrow 16$  mux

gives  $\rightarrow 16$  lines  $\rightarrow \frac{16}{4} \Rightarrow 4$  mux

gives  $\rightarrow 4$  lines  $\rightarrow \frac{4}{4} \Rightarrow 1$  mux

Total  $\Rightarrow 16 + 4 + 1$   
 $\Rightarrow 21$

Hence, To construct  $64 \times 1$  mux with the help of  $4 \times 1$  mux we need 21 ( $4 \times 1$  mux)

Whenever we are trying to design  $M \times 1$  mux using  $N \times 1$  mux then how many Total mux are required & Total number of levels are required.

1 Device  $\rightarrow$  N lines

1 line  $\rightarrow \frac{1}{N}$  Devices

M lines  $\rightarrow M \times \frac{1}{N}$  Devices

gives  $\rightarrow \frac{M}{N}$  lines  $\rightarrow \frac{M}{N} \times \frac{1}{N}$  Devices

gives  $\rightarrow \frac{M}{N^{k-1}}$  lines  $\rightarrow \frac{M}{N^k}$  Devices

$$\frac{M}{N^k} \leq 1$$

$$M \leq N^k$$

$$k \geq \log_N M \text{ or } k = \lceil \log_N M \rceil \rightarrow \text{ceil}$$

So, Number of Devices req<sup>d</sup> =  $\sum_{k=1}^{\lceil \log_2 M \rceil} \frac{M}{N^k}$

Number of Devices req<sup>d</sup> at level k =  $\frac{M}{N^k}$

At least - ceil  
At most - floor

#  $8 \times 1$  using  $2 \times 1$   
 $\uparrow$   $\uparrow$   
 $M$   $N$

$$\lceil \log_N M \rceil = \lceil \log_2 8 \rceil = 3 \text{ levels}$$

$$\Rightarrow \frac{8}{2^1} + \frac{8}{2^2} + \frac{8}{2^3}$$

$$\Rightarrow 4 + 2 + 1$$

$$\Rightarrow 7 \text{ mux}$$

#  $32 \times 1$  using  $4 \times 1$   
 $\uparrow$   $\uparrow$   
 $M$   $N$

$$\lceil \log_N M \rceil = \lceil \log_2 5 \rceil = 3 \text{ levels}$$

$$\Rightarrow \frac{32}{4^1} + \frac{32}{4^2} + \frac{32}{4^3}$$

$$\Rightarrow 8 + 2 + \textcircled{1/2} - 1$$

$$\Rightarrow 11 \text{ mux}$$

#  $64 \times 1$  using  $4 \times 1$   
 $\uparrow$   $\uparrow$   
 $M$   $N$


$$\lceil \log_N M \rceil = \lceil \log_4 64 \rceil = 3 \text{ levels}$$

$$\Rightarrow \frac{64}{4^1} + \frac{64}{4^2} + \frac{64}{4^3}$$



$$\Rightarrow 16 + 4 + 1$$

$$\Rightarrow 21 \text{ mux}$$

# # Assigning Select lines while Expanding:







This assignment of select lines is wrong because if we give  $S_2 S_1 S_0$   $0 0 1$ , then the o/p should be  $I_1$ , but if  $S_2$  is zero, then it will select  $I_0$  not  $I_1$



# # Introduction to Demultiplexer:

- It performs opposite operation of multiplexer
- It has one Input &  $2^n$  outputs where n is select lines
- It is derived from mux by joining all the inputs together & removing 'or' gate
- It is mainly used in the construction of switches
- Demux is used at receiving end & mux is used at transmitting end.







## # Introduction to Decoders:

- A demux can be converted to a decoder by always setting  $I=1$  & making select lines as input
- Since a Decoder provides all the minterms, we could implement any function in Canonical SOP using 'OR' gate.
- If all the 'AND' gates are replaced with 'NAND' gates, then the Decoder becomes active low Decoder.

⇒ Multiplexer is a 2 level realization i.e. 1<sup>st</sup> level is having AND gate & 2<sup>nd</sup> level is having OR gate (AND-OR Realization), but Decoder is AND realization only i.e. 1 level realization







$$\begin{aligned} \text{Mux} &= 2^n + 1 \\ \text{Demux} &= 1 + 2^n \\ \text{Decoder} &= n + 2^n \end{aligned}$$

$I_1$ $S_1$	$I_0$ $S_0$	$O_0$	$O_1$	$O_2$	$O_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

### # 3x8 Decoder:




If all AND gates are replaced by NAND gates:-




$S_0$	$S_1$	$O_0$	$O_1$	$O_2$	$O_3$
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0

In order to get the minterms we have to complemented the output produced by the Decoders



ie AND-OR realization  $\Rightarrow$  NAND-NAND realization.

### # Implementing functions with Decoder.



F is free from?


- (a) 1 variable
- (b) 2-variable
- (c) 3-variable
- (d) None

$$F(A, B, C) \Rightarrow \Sigma (0, 2, 4, 6)$$

AB \ C	00	01	11	10
0	1	1	1	1
1				


$\rightarrow \bar{C}$

So,  $F(A, B, C) = \Sigma (0, 2, 4, 6)$  is dependent on one Variable  
Hence, Free from 2 variables




F is free from?

- (a) 1 variable
- (b) 2 variable
- (c) 3 variable
- (d) None




i.e. NAND gate is equal to complemented OR gate

Hence, we can convert NAND gate into the complemented OR gate  
ie Modifying the given Question.



$\overline{\overline{X}} = X$  Hence, Again Modifying the Question




$$F(A, B, C) = \Sigma(0, 1, 4, 5)$$

$$F(A, B, C) = \Sigma(0, 1, 4, 5)$$

C \ AB	00	01	11	10
0	1			1
1	1			1

→  $\bar{B}$

So,  $F(A, B, C) = \Sigma(0, 1, 4, 5)$  is dependent on one variable. Hence, Free from 2 variables.



F is Free from?

- (a) 1 variable
- (b) 2 variable
- (c) 3 variable
- (d) None

Here, Notice that difference is only final (last) NAND gate is replaced by AND gate.

After the bubbling (complementing) of the minterms, we get the maxterm.

for example:

$$\overline{\overline{A} \overline{B} \overline{C}} = A + B + C$$

(Minterm)                      (Maxterm)

$$F(A, B, C) = \Pi(0, 1, 4, 5)$$


$$= \Sigma(2, 3, 6, 7)$$

C \ AB	00	01	11	10
0		1	1	
1		1	1	

→ B

So,  $F(A, B, C) = \Sigma(2, 3, 6, 7)$  is dependent on one variable. Hence, Free from 2 variables

# # Converting one code to Another using Decoder



1's complement of 1:  
 $1-1=0$

1's complement of 0:  
 $1-0=1$

11's complement of 1:  
 $9-1=8$

Don't cares are only used in minimization not in realization.


$$W = \sum (5, 6, 7, 8, 9) + \sum \phi (10, 11, 12, 13, 14, 15)$$

$$X = \sum (4, 6, 7, 8, 9) + \sum \phi (10, 11, 12, 13, 14, 15)$$

$$Y = \sum (2, 3, 5, 8, 9) + \sum \phi (10, 11, 12, 13, 14, 15)$$

$$Z = \sum (1, 3, 5, 7, 9) + \sum \phi (10, 11, 12, 13, 14, 15)$$

Hence, we need  $4 \times 16$  decoder as there are 4 inputs & 16 different outputs.




### # ROM Implementation using Decoder:

- ROM can be used to realize combinational functions by storing appropriate values at appropriate locations
- Every ROM is expressed in terms of ROM matrix & decoder
- ROM matrix contains set of links & connections. The lines entering the matrix & leaving it are called connections & the intersection of rows & columns are called links.



A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{Sum} = \Sigma(1, 2)$$


$$\text{Carry} = \Sigma(3)$$



⇓



### # Implementing functions using only decoder :



$$f = \Sigma(0, 1, 2)$$

$$g = \Sigma(1, 2)$$

$$h = \Sigma(1)$$

To implement the functions with  $n$  variable &  $m$  functions then,  $n \times 2^n$  Decoder is needed along with the ROM matrix of

Horizontal lines (Incoming)  $\Rightarrow 2^n$


Vertical lines (Outgoing)  $\Rightarrow m$

↑  
number of functions we want to implement

Hence,  $2^n + m$  connections are required.

&  $2^n \times m$  links are required.


$$F(A, B, C) = \Sigma(0, 1, 2, 7)$$



Connections are  $(8+1) \Rightarrow 9$   
 links are  $(8 \times 1) \Rightarrow 8$


### # Implementing functions using Decoder & Mux:

$$F(A, B, C) = \Sigma(0, 1, 5, 7) = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}C + ABC$$



Connections are  $(8+1) \Rightarrow 9$   
 links are  $(8 \times 1) \Rightarrow 8$


Now, if we have to implement the same function using  $2 \times 4$  Decoder &  $2 \times 1$  mux.




connections are  $(4+2) \Rightarrow 6$   
 links are  $(4+2) \Rightarrow 8$

$$F(A, B, C) = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}C + ABC$$


↑  
 for all these inputs output should be 1  
 and other than these input we get  
 output as 0.



Connections are  $(16+1) \Rightarrow 17$   
 Links are  $(16+1) \Rightarrow 16$



Connections are  $(8+2) \Rightarrow 10$   
 Links are  $(8+2) \Rightarrow 16$



Connections are  $(4+4) \Rightarrow 8$   
 Links are  $(4+4) \Rightarrow 16$

Let 10 variables and 1 function




Number of variable to Decoder	Number of variable to mux	Connections (C)	Links (L)
10	0	$1024 + 1 = 1025$	$1024 * 1 = 1024$
5	5	$2^5 + 2^5 = 64$	$2^5 * 2^5 = 2^{10} = 1024$
4	6	$2^4 + 2^6 = 80$	$2^4 * 2^6 = 2^{10} = 1024$
3	7	$2^3 + 2^7 = 136$	$2^3 * 2^7 = 2^{10} = 1024$
2	8	$2^2 + 2^8 = 260$	$2^2 * 2^8 = 2^{10} = 1024$

If, N variable (Decoder)



M Variable (Mux)

then, Connections (C) =  $2^N + 2^M$   
 Links (L) =  $2^{N+M}$


# # Decoder with Enable Input:



$$\begin{aligned}
 f &= A + \bar{A}B \\
 &= A + AB \\
 &= A(1+B) \\
 &= A
 \end{aligned}$$




# Construct 2\*4 Decoder using 1\*2 Decoder:



$\left. \begin{matrix} I_1 & I_0 \\ 0 & 1 \end{matrix} \right\} O_1 \text{ will be selected.}$   
 $\left. \begin{matrix} I_1 & I_0 \\ 1 & 0 \end{matrix} \right\} O_2 \text{ will be selected.}$

## # Construct 3\*8 decoder using 1\*2 decoder:



For decoder start building from right side Always.

- we have to covers lines ( $O_0, O_1, \dots, O_7$ ) & each 1\*2 decoder covers 2 lines, so at level 1 we will have 4 decoders. Now, join all the Enables of 4 decoders & 4 Enables need two decoders at level 2 & one decoder at level 1

- Now, let me assign Input  $I_0$  at level 1 for all decoders &  $I_1$  at level 2 and  $I_2$  at level 3 (we are not sure about it, we just assigned randomly to check the correctness)

- Now, If we say  $I_2, I_1, I_0 = (0, 0, 1)$ , then a should be enabled

$I_2 = 0 \rightarrow 0$  is selected & passed

$I_1 = 0 \rightarrow 0$  is selected & passed

$I_0 = 1 \rightarrow 1$  is selected &  $O_1$  is enabled.

## # Construct 6x64 Decoder using 3x8 Decoders:-

64 Lines should come out.


1 Decoder  $\Rightarrow$  8 lines

1 line  $\Rightarrow \frac{1}{8}$  Decoder

64 lines =  $\frac{1}{8} \times 64 \Rightarrow$  8 Decoders

8 lines =  $\frac{1}{8} \times 8 \Rightarrow$  1 Decoder

Total  $\Rightarrow 8 + 1$   
 $\Rightarrow$  9 Decoders



## # Construct 6x64 Decoder using 2x4 Decoder:-

64 Lines should come out.

1 Decoder  $\Rightarrow$  4 lines


1 line  $\Rightarrow \frac{1}{4}$  Decoder

64 lines =  $\frac{1}{4} \times 64 \Rightarrow$  16 Decoders

16 lines =  $\frac{1}{4} \times 16 \Rightarrow$  4 Decoders


4 lines =  $\frac{1}{4} \times 4 \Rightarrow$  1 Decoder

Total  $\Rightarrow 16 + 4 + 1$   
 $\Rightarrow$  21 Decoders



# # Expansion of Decoder in General:

Now, I want to construct  $m \times 2^m$  decoder using  $n \times 2^n$  decodes



1 device  $\rightarrow$   $n$  lines

1 line  $\rightarrow$   $\frac{1}{n}$  devices

$m$  lines  $\rightarrow m \times \frac{1}{n} \Rightarrow \frac{m}{n}$  devices

gives  $\frac{m}{n}$  lines  $\rightarrow \frac{m}{n} \times \frac{1}{n} \Rightarrow \frac{m}{n^2}$  devices

gives  $\frac{m}{n^2}$  lines  $\rightarrow \frac{m}{n^2} \times \frac{1}{n} \Rightarrow \frac{m}{n^3}$  devices

$\dots$   
 $\frac{m}{n^k}$  devices

$$\frac{m}{n^k} \leq 1$$

$$m \leq n^k$$

ceil  $\rightarrow k \geq \lceil \log_n m \rceil$

Number of levels  $\Rightarrow \lceil \log_n m \rceil$

Number of devices needed  $\Rightarrow \sum_{k=1}^{\lceil \log_n m \rceil} \left( \frac{m}{n^k} \right)$

$$\text{eg ① } \begin{array}{l} 6 \times 64 \text{ Decoder} \\ 4 \times 16 \text{ Decoder} \end{array} \quad \left| \begin{array}{l} m = 64 \\ n = 16 \end{array} \right.$$

$$\text{Number of levels} = \left\lceil \frac{\log 64}{\log 16} \right\rceil = \left\lceil \frac{6}{4} \right\rceil = 2 \text{ levels}$$

$$\begin{aligned} \text{Number of devices} &= \frac{64}{16^1} + \frac{64}{16^2} \\ &= 4 + \left\lceil \frac{1}{4} \right\rceil \\ &= 5 \text{ decoders} \end{aligned}$$

$$\text{② } \begin{array}{l} 7 \times 128 \text{ Decoder} \\ 1 \times 2 \text{ Decoder} \end{array} \quad \left| \begin{array}{l} m = 128 \\ n = 2 \end{array} \right.$$


$$\text{Number of levels} = \left\lceil \frac{\log 128}{\log 2} \right\rceil = \left\lceil \frac{7}{1} \right\rceil = 7 \text{ levels}$$

$$\begin{aligned} \text{Number of Devices} &= \frac{128}{2^1} + \frac{128}{2^2} + \frac{128}{2^3} + \frac{128}{2^4} + \frac{128}{2^5} + \frac{128}{2^6} + \frac{128}{2^7} \\ &= 64 + 32 + 16 + 8 + 4 + 2 + 1 \\ &= 127 \text{ decoders} \end{aligned}$$

$$\text{③ } \begin{array}{l} 7 \times 128 \text{ Decoder} \\ 3 \times 8 \text{ Decoder} \end{array} \quad \left| \begin{array}{l} m = 128 \\ n = 8 \end{array} \right.$$

$$\text{Number of levels} = \left\lceil \frac{\log 128}{\log 8} \right\rceil = \left\lceil \frac{7}{3} \right\rceil = 3 \text{ levels}$$


$$\begin{aligned} \text{Number of Devices} &= \frac{128}{8^1} + \frac{128}{8^2} + \frac{128}{8^3} \\ &= 16 + 2 + \left(\frac{1}{4}\right) - 1 \\ &\Rightarrow 19 \text{ Decoders} \end{aligned}$$



Only 2 lines are used  
out of 8 lines i.e.  
6 lines are not used

### # Expansion of Decoder in Another way:

- 4x16 Decoder using 2 (3x8 Decoders)




$I_3$	$I_2$	$I_1$	$I_0$	
0	0	0	0	$\Rightarrow 00$
1	0	0	0	$\Rightarrow 08$

i.e. If  $I_3=0$ ,  
(00-07)  $\rightarrow$  selected  
If  $I_3=1$ ,  
(08-015)  $\rightarrow$  selected

If  $I_3 I_2 I_1 I_0 = 0000$ , then the ② decoder will be disabled because  $E=0$  (In fact the decoder ② represent the output in which the most significant bit is 1 ( $I_3$  is MSB) & decoder 1 represents the MSB ( $I_3=0$ ))


# # 5x32 Decoder using 4 (3x8) Decoders




$I_4 \quad I_3 \quad I_2 \quad I_1 \quad I_0$

(0-07 selected)	←	0	0	0	0	0	⇒	00 selected
(8-15 selected)	←	0	1	0	0	0	⇒	08 selected
(16-23 selected)	←	1	0	0	0	0	⇒	16 selected
(24-31 selected)	←	1	1	0	0	0	⇒	24 selected


## # Address Expansion in ROM:





4 words x 8 bits  
 ⇒ 32 bits

If we have to identify 8 words, then we need 3 Address Bus



8 words x 8 bits  
 ⇒ 64 bits [using 2 (2x4 decoders)]


A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Output
0	0	0	→ 0 <sub>0</sub>
	0	1	→ 0 <sub>1</sub>
	1	0	→ 0 <sub>2</sub>
	1	1	→ 0 <sub>3</sub>

Address range (0-3) ⇒ Device 1 is selected

1	0	0	→ 0 <sub>4</sub>
	0	1	→ 0 <sub>5</sub>
	1	0	→ 0 <sub>6</sub>
	1	1	→ 0 <sub>7</sub>


Address range (4-7) ⇒ Device 2 is selected

## # Word Expansion of ROM:



A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub> , A <sub>0</sub>	
0	0		Device 1 is selected.
0	1		Device 2 is selected.
1	0		Device 3 is selected.
1	1		Device 4 is selected.

16 words \* 8 bits  
⇒ 128 bits



what happens if we don't use the not gate i.e. what happens if we apply the same enable signal to both of the devices

i.e. If we give Enable as 1, then both the devices will be selected simultaneously & we have only 4 words i.e. 4 address bus.


$A_1$	$A_0$
0	0
0	1
1	0
1	1

8 bits are come from Device 1 &  
8 bits are come from Device 2

↓  
Total 16 bits  
(16 Data Bus)

4 words are possible & size of the each word is 16 bits

# 4 words ~~16~~ 32 bits:




1  $\Rightarrow$  8 bits come from each decoders ①, ②, ③ & ④  
ie  $8+8+8+8$   
 $= 32$  bits

4 words are possible & size of each word is 32 bits

# # Finding the address Range of Devices:

If  $A_5 A_4 A_3 A_2 A_1 A_0$  are the Addresses what range does  $D_1$  &  $D_2$  get?



For Decoder 1 to be Enabled, the  $O_2$  should be enabled  
 $\Rightarrow A_5 A_4 A_3$  should be  $(010)$

$$\therefore \begin{matrix} A_5 & A_4 & A_3 & A_2 & A_1 & A_0 \\ 0 & 1 & 0 & \left\{ \begin{matrix} 0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 1 \end{matrix} \right\} \end{matrix}$$

$(O_2)$


Similarly for Decoder 2 to be Enabled, the  $O_5$  should be enabled.  
 $\Rightarrow A_5 A_4 A_3$  should be  $(101)$

$$\therefore \begin{matrix} A_5 & A_4 & A_3 & A_2 & A_1 & A_0 \\ 1 & 0 & 1 & \left\{ \begin{matrix} 0 & 0 & 0 \\ 0 & 1 & 1 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 1 \end{matrix} \right\} \end{matrix}$$

$(O_5)$

# # Example of Enabling a Device:

Consider a device that is enabled using 8 address bits as shown below. For how many addresses, the device is enabled



- (a) 1
- (b) 8
- (c) 12
- (d) More

The device is enabled when the output of AND gate is 1, the output of AND gate is 1 iff All of its inputs should be definitely 1


$F_1=1$  (3 combinations) ,  $F_2=1$  (1 combination) ,  $F_3=1$  (2 combinations) ,  $F_4=1$  (2 combinations)  
 Total  $3 \times 1 \times 2 \times 2 \Rightarrow 12$  addresses

$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$
(1, 0)	(0, 0)	(1, 0)	(0, 0)				
(0, 1)			(0, 1)	(1, 1)			
(1, 1)							

$01001000$  } 8bit Address Bus  
 $\underline{4}$       $\underline{8}$   
 $\Rightarrow 48$  in Hexadecimal number system

## # Finding the address ranges of the memory devices :-

Consider the following interface of two memory devices with  $3 \times 8$  decoder. Compute the nature & address range of each memory device.



### Memory 1:

with 11 address bit

$2^{11}$  addresses are possible

$2^{11} \times 8$  bits  
 $\Rightarrow 2^{14}$  bits (Capacity of M1)

} Means  $2^{11}$  words can be stored in this single device & length of each word is 8 bits.

### Memory 2:

with 10 address bit


$2^{10}$  addresses are possible

$2^{10} \times 8$  bits  
 $\Rightarrow 2^{13}$  bits (Capacity of M2)

} Means  $2^{10}$  words can be stored in this single device & length of each word is 8 bits


Hence, To enable M1  $\Rightarrow 0_5$  should be enabled i.e.  $S_2 S_1 S_0$  be 101 & the Decoder should also be enabled so that  $S_2 S_1 S_0$  (101) will be enabled.

Memory 1



A800H - AFFFH } Address range of M1

Memory 2



9800H - 9FFFH } Address range of M2

# # Introduction to Encoders → Encoders are actually opposite of Decoders

- ① They convert one code to another.
- ② They perform lossless compression.
- ③ They are of two types.

$n \times 2^n = \text{Decoder}$
$2^n \times n = \text{Encoder}$

(a) Non priority Encoder (Does not support simultaneous input activation)

(b) Priority Encoder (Supports simultaneous input activation & used for interrupt servicing)

④ Due to static priorities, the lower priority input is exposed to starvation.

eg 4x2 Encoder (Non-priority)

↑  
If we give 4 inputs, we get 2 outputs






Table:-


$I_0 I_1 I_2 I_3$	$B_1$	$B_0$
0 0 0 1	1	1
0 0 1 0	1	0
0 1 0 0	0	1
1 0 0 0	0	0

$$\begin{aligned}
 B_1(I_3, I_2, I_1, I_0) &= I_0' I_1' I_2' I_3 + I_0' I_1' I_2 I_3' \\
 &= I_0' I_1' (I_2' I_3 + I_2 I_3') \\
 &= I_0' I_1' (I_2 \oplus I_3)
 \end{aligned}$$

$$\begin{aligned}
 B_0(I_3, I_2, I_1, I_0) &= I_0' I_1' I_2' I_3 + I_0' I_1 I_2' I_3' \\
 &= I_0' I_2' (I_1' I_3 + I_3' I_1) \\
 &= I_0' I_2' (I_1 \oplus I_3)
 \end{aligned}$$



⇒ Generally Encoders are used at Transmitting end & Decoders are used at Receiving end.



### # priority Encoders

$I_3 > I_2 > I_1 > I_0$  (Highest suffix input is given the highest priority)

$I_0$	$I_1$	$I_2$	$I_3$	$B_1$	$B_0$
$\phi$	$\phi$	$\phi$	1	1	1
$\phi$	$\phi$	1	0	1	0
$\phi$	1	0	0	0	1
1	0	0	0	0	0

$$\begin{aligned}
 B_1 &= I_3 + \bar{I}_2 I_3' \\
 &= (I_3 + I_2) (I_3 + I_3') \\
 &= I_2 + I_3
 \end{aligned}$$


$$\begin{aligned}
 B_0 &= I_3 + \bar{I}_3 \bar{I}_2 I_1 \\
 &= (I_3 + \bar{I}_2 I_1) (I_3 + \bar{I}_3) \\
 &= I_3 + \bar{I}_2 I_1
 \end{aligned}$$

\* Difference b/w priority Encoder & Non-priority Encoder?



⇒ In priority Encoder, we can give many signal simultaneously.

but, in Non-priority Encoder, we are supposed to give more than one input.



# # Introduction to Hazards:



## Temporary Hazards:



## Permanent Hazards:



## # Hazards in Digital circuits:

① The mal function of the digital circuit is called Hazard. They can be permanent or temporary.

(a) The temporary hazards are due to uneven delay of inputs.

(b) The permanent Hazards are resulted due to open circuit & short circuit of the connecting leads (Terminals)

② The Hazards can be Stuck at 0 (s-a-0),  
↑  
Always the value is 0


Stuck at 1 (s-a-1)  
↑  
Always the value is 1

③ The single fault Analysis is made using "path sensitization technique". This technique provides test vector.


### \* Procedure of finding the test vector:

(i) Inactivate all the other path except the tested one.

- For 'AND' or 'NAND' apply the logic 1 for inactivation




- For 'OR' or 'NOR' apply the logic 0 for inactivation



(ii) Apply the opposite logic value at the tested place  
(s-a-0) ← If the value appears to be 1, then we can say that it is not stuck at 0

(iii) The input combination satisfying the above requirements forms the test vector.


Example of Test vectors :



A	B	C
0	0	1
0	1	1
1	0	1
1	1	1

If the output is 1, then we can say that it work fine or it is not stuck at 1

Not allowed as it give 1 as output with AND gate



Actually 3 input combinations for AB & 3 input combinations for CD  
 $\therefore (3 \times 3) \Rightarrow 9$  combinations

A	B	C	D
0	0	0	0
0	1	0	0
1	0	0	0
0	0	0	0
0	1	0	0
1	0	0	0
0	0	0	0
0	1	0	0
1	0	0	0

Total 9 input combinations

## # Adders

Adders are the most frequently occurring circuits in a computer. Any operation that we can take is actually implemented in terms of Addition.


### (1) Half Adder

(Two-Input, Two-Output) → circuit

X	Y	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{Sum} = X\bar{Y} + \bar{X}Y \\ \Rightarrow X \oplus Y$$

$$\text{Carry} \Rightarrow XY$$



Half Adder

Half Adder means Adding 2 bits

(2) Full Adder:

(3 Input, 2 Output) → circuit

Used for adding 3 bits

X	Y	Z	Carry	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$\text{Sum} = X \oplus Y \oplus Z$$

$$\text{Carry} = Z(X \oplus Y) + XY$$

$$\text{Sum} = \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + XYZ \quad [\Sigma(1,2,4,7)]$$


	X\Y	00	01	11	10
=Z	0		1		1
	1	1		1	

$$\Rightarrow X \oplus Y \oplus Z$$

$$\text{Carry} = \bar{X}YZ + X\bar{Y}Z + XY\bar{Z} + XYZ \quad [\Sigma(3,6,5,7)]$$

	X\Y	00	01	11	10
=Z	0			1	
	1	1	1	1	

$$\Rightarrow XY + YZ + ZX = Z(X \oplus Y) + XY$$




### (3) Binary Adder:


#### #Ripple Carry Adder:

The ripple carry adder is used to add two binary numbers

1st Binary number =  $A_3 A_2 A_1 A_0$   
2nd Binary number =  $B_3 B_2 B_1 B_0$  } Now, carry  $C_0$  is provided, then -




Now, we can implement it using Full Adder:



⇒ The disadvantage of the Ripple Carry adder is  $C_1$  is generated after  $C_0$  &  $C_2$  is generated only after  $C_1$ .

∴ Full Adders can't be executed in parallel & it takes more time to compute. So some Automated circuits are designed & placed at each Full adder & it is called carry look ahead adder

## # Carry Look Ahead Adder:



$$C_1 = C_0 (A_0 \oplus B_0) + A_0 B_0$$

$$C_2 = C_1 (A_1 \oplus B_1) + A_1 B_1$$

$$C_3 = C_2 (A_2 \oplus B_2) + A_2 B_2$$

$$C_4 = C_3 (A_3 \oplus B_3) + A_3 B_3$$

Let Assume,  $G_i = A_i B_i$  [Generating Function]  
 $P_i = A_i \oplus B_i$  [Propagating Function]

$$\text{Now, } C_1 = C_0 P_0 + G_0$$

$$C_2 = C_1 P_1 + G_1$$

$$C_3 = C_2 P_2 + G_2$$

$$C_4 = C_3 P_3 + G_3$$

$$C_1 = \underline{C_0 P_0 + G_0}$$

$$C_2 = C_1 P_1 + G_1$$

$$= (C_0 P_0 + G_0) P_1 + G_1$$

$$= \underline{C_0 P_0 P_1 + G_0 P_1 + G_1}$$

$$C_3 = C_2 P_2 + G_2$$

$$= (C_0 P_0 P_1 + G_0 P_1 + G_1) P_2 + G_2$$

$$= \underline{C_0 P_0 P_1 P_2 + G_0 P_1 P_2 + G_1 P_2 + G_2}$$

$$C_4 = C_3 P_3 + G_3$$


$$= (C_0 P_0 P_1 P_2 + G_0 P_1 P_2 + G_1 P_2) P_3 + G_3$$

$$= \underline{C_0 P_0 P_1 P_2 P_3 + G_0 P_1 P_2 P_3 + G_1 P_2 P_3 + G_2 P_3 + G_3}$$

# # Hybrid adder


## ⇒ RCA (Ripple Carry Adder)

- simple, cheaper
- slower



## ⇒ CLA (Carry Look Ahead Adder)

- complex, costly
- faster



out of 8 bits First calculate the 4 least significant bits & then carry which is generated from First gives to second or left 4 most significant bits are calculated.

Actually we add the sum of 4 bits & then with the same device we add the sum of another 4 bits. so that the device is not very complex & be fast enough.



# # Serial Adder:

(It comes under sequential circuit)

uses only one **Full** adder to add the  
2 Binary numbers

Input registers


Output register



Actually serial Adder is very very slow but it is the cheapest one, As here we need only one full adder.

## # Binary ADDER-SUBTRACTOR:

Now, we need to add two Binary numbers & one number is directly provided as input & other input is provided using X-OR gates.



Now,  $B \oplus 0 = B$   
 $B \oplus 1 = \bar{B}$  } If  $X=0$ , then the o/p of XOR gates will be same ( $B_4 B_3 B_2 B_1$ ) & it behaves as Binary Adder.

If  $X=1$ , then the o/p of XOR gates will be complemented ( $\bar{B}_4 \bar{B}_3 \bar{B}_2 \bar{B}_1$ ) = 1's Complement

If  $X=1$ ,  $A + (1's \text{ complement of } B) + 1$

=  $A + 2's \text{ complement}$

=  $A - B$  & it behaves as Binary ~~adder~~ subtractor


$\therefore$  The Adder (behaves as Adder when  $X=0$ ) & (behaves as subtractor when  $X=1$ )

The above circuit not only functions as Adder & Subtractor :-

A	B	X	Function
BCD	0011	0	BCD $\rightarrow$ Ex-3 converter
Ex-3	0011	1	Ex-3 $\rightarrow$ BCD converter
1001	BCD	1	$(9-B) \Rightarrow 9's \text{ complement of given number } B \text{ in (BCD)}$
1010	BCD	1	$(10-B) \Rightarrow 10's \text{ complement of given number } B \text{ in (BCD)}$


## # BCD Adder:

The output is invalid if o/p is  $> 9$ ,  $\therefore$  we do a small correction (we add 6 to the result) so, we need 2 Adders



Connection is required when  $S_4 S_3 S_2 S_1 > 9$  or if  $C_4 = 1$ ,  
 Now let us form a function where the sum of  $S_4 S_3 S_2 S_1 > 9$ ,  
 Now the combinations for which the sum is greater than 9 ( $> 9$ ) are:-

S.No	$S_4$	$S_3$	$S_2$	$S_1$	F
1	1	0	1	0	1
2	1	0	1	1	1
3	1	1	0	0	1
4	1	1	0	1	1
5	1	1	1	0	1
6	1	1	1	1	1




$$\underline{F = S_4 S_3 + S_4 S_2}$$

Now, If the sum have to be greater than 10 then either the  $S_4S_2$  should be 1 or  $S_4S_3$  should be 1, irrespective of other combinations.

If  $S_4S_2$  or  $S_4S_3$  are 1 then sum is greater than 9 (sum > 9) & when  $C_4 = 1$ , then also the sum is greater than 9

### # Invalid combinations of the BCD Adder:



A & B are each of 4 bits Hence, 16 combinations are possible for A & 16 combinations for B, out of which the sum (0-9) [10 numbers] are valid.

Method-1

$$\begin{aligned} \text{Invalid combinations} &= \text{Total combinations} - \text{Valid combinations} \\ &= (16 * 16) - (10 * 10) \\ &= 256 - 100 \\ &= 156 \end{aligned}$$

Method-2

A (10-15)      B (10-15)  
 ↓                    ↓  
 6 are invalid    6 are invalid

$$\Rightarrow (6 * 16 + 6 * 16) - 6 * 6 \Rightarrow \text{Intersection}$$

$$\Rightarrow 156$$

$$\text{Invalid combinations} = 156$$

# # 2 Bit Comparator:

$00 < 10$   
 $10 > 01$   
 $11 = 11$

Size of input = 2 bits

Exclusive-NOR is going to act as a Bit Comparator  
 [For 2 Bits]

## Method-1


A		B		A > B	A = B	A < B
A <sub>2</sub>	A <sub>1</sub>	B <sub>2</sub>	B <sub>1</sub>			
↑ MSB	↑ LSB	↑ MSB	↑ LSB			

## Method-2

XNOR

A	B	A ⊙ B
0	0	1
0	1	0
1	0	0
1	1	1

The XNOR produces 1 iff both A & B are same, Now apply this concept to Comparator



Case 1: A = B if  $X_1 = 1$  &  $X_2 = 1$  i.e.  $X_1 \cdot X_2 = 1$


Case 2: A > B if  $(A_2 > B_2)$  or  $(A_2 = B_2 \& A_1 > B_1)$

$$F = A_2 \bar{B}_2 + X_2 \bar{A}_1 A_1 = 1$$


Case 3: A < B if  $(A_2 < B_2)$  or  $(A_2 = B_2 \& A_1 < B_1)$

$$F = \bar{A}_2 B_2 + X_2 \bar{A}_1 B_1 = 1$$


⇒ A = B



⇒ A > B



⇒ A < B



# 3 bit comparator:

$$A = A_3 A_2 A_1$$

$$B = B_3 B_2 B_1$$

Case 1:  $A = B$

$$X_3 \cdot X_2 \cdot X_1 = 1$$

Case 2:  $A > B$

$$A_3 \bar{B}_3 + X_3 A_2 \bar{B}_2 + X_3 X_2 A_1 \bar{B}_1 = 1$$

Case 3:  $A < B$

$$\bar{A}_3 B_3 + X_3 \bar{A}_2 B_2 + X_3 X_2 \bar{A}_1 B_1 = 1$$

## # 4 Bit Comparator:

$$A = A_4 A_3 A_2 A_1$$

$$B = B_4 B_3 B_2 B_1$$

Case 1:  $A=B$

$$x_4 \cdot x_3 \cdot x_2 \cdot x_1 = 1$$

Case 2:  $A > B$

$$A_4 \bar{B}_4 + x_4 A_3 \bar{B}_3 + x_4 x_3 A_2 \bar{B}_2 + x_4 x_3 x_2 A_1 \bar{B}_1 = 1$$

Case 3:  $A < B$

$$\bar{A}_4 B_4 + x_4 \bar{A}_3 B_3 + x_4 x_3 \bar{A}_2 B_2 + x_4 x_3 x_2 \bar{A}_1 B_1 = 1$$


Hence, If we have 2 n-bits number,  
then the number of combinations in which

$$A=B \rightarrow 2^n$$

$$A > B \rightarrow \frac{2^{2n} - 2^n}{2}$$

$$A < B \rightarrow \frac{2^{2n} - 2^n}{2}$$

Q Consider the two cascaded 2-to-1 multiplexer as shown in Figure



$$Y = \bar{P} \cdot O + P R$$
$$= P R$$

$$X = \bar{Q} \cdot \bar{R} + Q P R$$
$$= P Q R + \bar{Q} \bar{R}$$

The minimal SOP form of output X is -

(a)  $\bar{P} \bar{Q} + P Q R$


(b)  $\bar{P} Q + Q R$

(c)  $P Q + \bar{P} \bar{Q} R$

(d)  $P Q R + \bar{Q} \bar{R}$


## # Introduction to sequential circuits:

- The external output of a sequential circuit depends on external inputs & on present contents of memory element.
- The present contents of a memory elements are called present state & the new contents of a memory elements are obtained by taking external inputs & present state. This is called next state.




## # Latch & Flip flop:

- A flipflop is going to store 1 bit of information
- A memory element is some medium in which one bit of information can be stored or retained until necessary, & these after its content can be replaced by new values.
- The basic binary or digital memory circuit is known as flipflop.
- It has 2 stable states which are known as '1' or '0'. So it is also called as bistable multi-vibrator.



## # SR-Flipflop:



Let the present state be represented by  $Q_n$  & the next state be represented by  $Q_{n+1}$


$$Q_{n+1} = F(S, R, Q_n)$$

↳ The output is not just a function of the present inputs but also previous outputs.

Characteristics Table:-


S	R	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	$\phi$
1	1	1	$\phi$

We can use the SR-Flipflop in only 3 modes  $\Rightarrow$  Latch, set & Reset modes.



Hence,  $Q_{n+1} = S + Q_n \bar{R}$  } Characteristics equation

## Realization of SR Flip flop:



⇒ Excitation table represents the present output & what is the output that you are expecting in the next state & what are the combinations that we should provide to get the output of next state that we have assumed.

$Q_n$	$Q_{n+1}$	S	R
0	0	0	$\phi$
0	1	1	0
1	0	0	1
1	1	$\phi$	0

$\phi$  → R can be '0' or '1' so  $\phi$

} Excitation Table

Minimized characteristic table is called "function table".

S	R	$Q_{n+1}$
0	0	$Q_n$
1	0	1
0	1	0
1	1	$\phi$


## # Clocked Flipflops:

Now, what happens in general with S-R flipflops/flipflops is, because of some external disturbances the i/p symbol will suddenly fluctuate & then the output will change & so what we are supposed to do is we should make the inputs work only during sometime & we should not let it change during the other time.





clock varies b/w 0 & 1



When clock is '0' then the o/p of NAND gates will be 1 & 1 irrespective of the values of S, R. It is as good as having S, R as 0, 0  $\Rightarrow$  latch mode is enabled. So, when we want to change the o/p depending on S, R then the clock value should be 1




Edge triggered means the output of the flipflops depends on the input only on some particular edge so, when we trigger that particular edge then the o/p of flipflop depends on input.



# Positive Level Triggered:


Now, let see how the positive level triggered flipflop (FF) react to the inputs.

In SR flipflop 's' means set & 'r' means Reset. The reason is whenever 's' is 1 the o/p is always going to be 1 & whenever 'r' is 1 the output is always going to be 0 & when both S, R = 0, then the o/p will be in latch mode.



TM = Transparent Mode  
LM = Latch Mode

## # Edge Triggered (+ve as well as -ve):



TM = Transparent Mode.  
LM = Latch Mode.

## # JK Flip-flop:

The JK flipflop is same as SR flipflop ( $J=S, K=R$ ).  
It is defined for  $J=K=1$  also & the flipflop performs  
Complementation for ( $J=K=1$ )

Characteristic Table:-

J	K	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

same as SR flip flop

Complementation

Function Table:-

J	K	$Q_{n+1}$
0	0	$Q_n$
1	0	1
0	1	0
1	1	$\overline{Q_n}$


$Q_n$ \ JK	00	01	11	10
0			1	1
1	1			1

$$J\bar{Q}_n$$

$$\bar{K}Q_n$$

$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$


characteristic equation



Excitation table:

$Q_n$	$Q_{n+1}$	J	K
0	→ 0	0	φ
0	→ 1	1	φ
1	→ 0	φ	1
1	→ 1	φ	0

State Diagram:




look at function Table & draw

# # T-Flipflop :

↑  
Toggle FlipFlop

(This flipflop is either latching or complementing so it is called Toggling)




Function Table:-

T	$Q_{n+1}$
0	$Q_n$
1	$\overline{Q_n}$

Characteristic Table:

T	$Q_n$	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0



$$Q_{n+1} = \overline{T} Q_n + T \overline{Q_n}$$

$$= T \oplus Q_n$$

EXOR


$$Q_{n+1} = T \oplus Q_n$$

} characteristic equation


## Excitation Table: -

$Q_n$	$Q_{n+1}$	T
0	→ 0	0
0	→ 1	1
1	→ 0	1
1	→ 1	0

## State Diagram: -



## # D-Flipflop:



If  $D=0$ ,  
 $J=0$  &  $K=1$ .

If  $D=1$ ,  
 $J=1$  &  $K=0$ .

## Function Table:


D	$Q_{n+1}$
0	0
1	1

### Characteristic Table :-

D	Q <sub>n</sub>	Q <sub>n+1</sub>
0	0	0
0	1	0
1	0	1
1	1	1

$$\begin{aligned} Q_{n+1} &= D\bar{Q}_n + DQ_n \\ &= D(\bar{Q}_n + Q_n) \\ &= D \end{aligned}$$

$Q_{n+1} = D$  } characteristic equation.




[what are giving at the Input, the same Input will be displayed as output after some delay, so it is called delay flipflop].

### Excitation Table :-

Q <sub>n</sub>	Q <sub>n+1</sub>	D
0 → 0		0
0 → 1		1
1 → 0		0
1 → 1		1

### State Diagram :-




# If the characteristic equation of a flipflop is  $Q_n = \bar{x}_1 \bar{Q} + \bar{x}_2 Q$ . Define the behaviour of this

$x_1$	$x_2$	$Q_n$	
0	0	1	→ set
0	1	$\bar{Q}$	→ Toggle
1	0	$Q$	→ latch
1	1	0	→ Reset

$$Q_n = \bar{x}_1 \bar{Q} + \bar{x}_2 Q$$

Characteristic Table:-

$x_1$	$x_2$	$Q$	$Q_n$
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0




$$Q_n = \bar{x}_1 \bar{Q} + \bar{x}_2 Q$$

characteristic equation


Excitation Table:

Q	Q <sub>n</sub>	X <sub>1</sub>	X <sub>2</sub>
0 → 0		1	φ
0 → 1		0	φ
1 → 0		φ	1
1 → 1		φ	0

State Diagram:



# Consider the following realization. Construct the excitation table



$$Q_n = AB + (A+B)Q$$

A	B	Q <sub>n</sub>
0	0	0 → Reset
0	1	Q → Latch
1	0	Q → Latch
1	1	1 → Set

Characteristic Table:

A	B	Q	Q <sub>n</sub>
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Excitation Table:

Q → Q <sub>n</sub>	A	B
0 → 0	0	φ
0 → 1	1	1
1 → 0	0	0
1 → 1	1	φ
0 → 0	1	0
1 → 1	0	1

$$0 \rightarrow 0 \quad \{0,0 / 0,1 / 1,0\}$$

$$1 \rightarrow 1 \quad \{0,1 / 1,0 / 1,1\}$$

# # Introduction to Flip Flop Inter Conversion:

## ⇒ Conversion of given Flipflop to another Flipflop:-

- (1) Get the characteristic table of target Flipflop
- (2) Replace the next state using Excitation of the given Flipflop
- (3) Obtain the Expressions for the i/p of given Flipflop & realize them.

### eg 1: Conversion of J-K Flipflop to T-Flipflop

① Target Flipflop = T-Flipflop  
 ⇒ Characteristic Table =




T	$Q_n$	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

② Replace the next state with excitation

T	$Q_n$	$Q_{n+1}$	J	K
0	0	→ 0	0	$\phi$
0	1	→ 1	$\phi$	0
1	0	→ 1	1	$\phi$
1	1	→ 0	$\phi$	1

Write down the values of J, k for which output changes from ( $Q_n \rightarrow Q_{n+1}$ ) looking at characteristic Table of JK

③ obtain the expression for the i/p of given flipflop



Q2: Conversion of T flipflop to JK flipflop

① Target flipflop = JK flipflop

⇒ characteristic Table =


J	k	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

② Replace the next state with excitation


J	k	$Q_n$	$Q_{n+1}$	T
0	0	0	→ 0	0
0	0	1	→ 1	0
0	1	0	→ 0	0
0	1	1	→ 0	1
1	0	0	→ 1	1
1	0	1	→ 1	0
1	1	0	→ 1	1
1	1	1	→ 0	1

Write down the values of T for which output changes from ( $Q_n \rightarrow Q_{n+1}$ ) looking at characteristic Table of T

③ Obtain the expression for the i/p of given flipflop



$$T = J\bar{Q}_n + kQ_n$$




# # Inter conversion of flipflops.

eg 1

A new Flipflop  $x_1 x_2$  has characteristic expression

$$Q_n = \bar{x}_1 \bar{Q} + \bar{x}_2 Q. \text{ Realise it using T-Flipflop.}$$

Realise it using T-FlipFlop means the given flipflop is T & using T-flipflop we want to recognise new flipflop.



$\therefore$  characteristic tables of  $x_1 x_2$  should be written first & then excitation tables of T should be written

• Function Table:

$x_1$	$x_2$	$Q_n$
0	0	1 $\leftarrow$ set
0	1	$\bar{Q}$ $\leftarrow$ Toggle
1	0	Q $\leftarrow$ latch
1	1	0 $\leftarrow$ Reset

characteristic table:


$\Rightarrow$

$x_1$	$x_2$	Q	$Q_n$
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

Handwritten annotations in the table:  
 - For  $(x_1, x_2) = (0, 0)$ :  $\left. \begin{matrix} 1 \\ 1 \end{matrix} \right\}$  set  
 - For  $(x_1, x_2) = (0, 1)$ :  $\left. \begin{matrix} 1 \\ 0 \end{matrix} \right\}$  Toggle  
 - For  $(x_1, x_2) = (1, 0)$ :  $\left. \begin{matrix} 0 \\ 1 \end{matrix} \right\}$  latch  
 - For  $(x_1, x_2) = (1, 1)$ :  $\left. \begin{matrix} 0 \\ 0 \end{matrix} \right\}$  Reset


Excitation Table:

$x_1$	$x_2$	$Q \rightarrow Q_n$	$T$
0	0	0 $\rightarrow$ 1	1
0	0	1 $\rightarrow$ 1	0
0	1	0 $\rightarrow$ 1	1
0	1	1 $\rightarrow$ 0	1
1	0	0 $\rightarrow$ 0	0
1	0	1 $\rightarrow$ 1	0
1	1	0 $\rightarrow$ 0	0
1	1	1 $\rightarrow$ 0	1



$T = \bar{x}_1 \bar{Q} + x_2 Q$

} characteristics equation.



eg 2:

$x_1 x_2 \rightarrow T$

$Q_n = \bar{x}_1 \bar{Q} + \bar{x}_2 Q$


} Construct T flipflop using  $x_1, x_2$

Function Table:

$x_1$	$x_2$	$Q_n (Q_n)$
0	0	1 ← set
0	1	$\bar{Q}$ ← Toggle
1	0	Q ← Latch
1	1	0 ← Reset



Characteristic Table:

$x_1$	$x_2$	Q	$Q_n$
0	0	0	→ 1
0	0	1	→ 1
0	1	0	→ 1
0	1	1	→ 0
1	0	0	→ 0
1	0	1	→ 1
1	1	0	→ 0
1	1	1	→ 0




Excitation Table:


T	Q	$Q_n$	$x_1$	$x_2$
0	0	→ 0	1	$\phi$
0	1	→ 1	$\phi$	0
1	0	→ 1	0	$\phi$
1	1	→ 0	$\phi$	1



Q3 X, Y Flipflop is represented by the following State diagram.



To realise it using JK Flipflop. And J & K.




X	Y	$Q_{n+1}$
0	0	$Q_n$
0	1	$\overline{Q_n}$
1	0	$\overline{Q_n}$
1	1	$Q_n$

Now, the Characteristic Equation of X, Y & excitation table of J, K


X	Y	$Q_n$	$Q_{n+1}$	J	K
0	0	0	0	0	$\phi$
0	0	1	1	$\phi$	0
0	1	0	1	1	$\phi$
0	1	1	0	$\phi$	1
0	1	1	0	1	$\phi$
1	0	0	1	1	$\phi$
1	0	1	0	$\phi$	1
1	0	0	0	0	$\phi$
1	1	0	0	0	$\phi$
1	1	1	1	$\phi$	0
1	1	1	1	$\phi$	0

for J:



$$J = \overline{X}Y + X\overline{Y} = X \oplus Y$$


for K:



$$K = \overline{X}Y + X\overline{Y} = X \oplus Y$$

eg4:

what is the behaviour of the following one-input Flipflop 'x'.



- (a) D-Flipflop
- (b) T-Flipflop
- (c) Inverted D-Flipflop
- (d) Inverted T-Flipflop

This problem is nothing but the implementation of x-flipflop using T-flipflop

Characteristic Table of x:

X	Q <sub>n</sub>	Q <sub>n+1</sub>	T = X ⊕ Q <sub>n</sub>
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	0


The output Q<sub>n+1</sub> is a combination of x, Q<sub>n</sub>, T  
So first Find T = X ⊕ Q<sub>n</sub> ←  
then Find Q<sub>n+1</sub>

∴ Q<sub>n+1</sub> ⇒ x } ie D flipflop

⇒ whatever we give as Input, is displayed as output after some delay so, it acts as the Delay flipflops.

eg5:

what is the behaviour of the following one input flipflop 'x'



- (a) D-Flipflop
- (b) T-Flipflop
- (c) Inverted D-Flipflop
- (d) Inverted T-Flipflop

This problem is nothing but the implementation of x-flipflop using D-flipflop

Characteristic Table of x:

X	$Q_n$	$Q_{n+1}$	$D = x \oplus Q_n$
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0


$\therefore$  when  $x=0, Q_n = Q_{n+1}$   
 $x=1, Q_n = \overline{Q_{n+1}}$  } ie T flipflop

$\Rightarrow$  By comparing  $Q_{n+1}$  with  $Q_n$  &  $x$  we get the given/required flipflop is T flipflop.

## # Introduction to Counters:

- The counters are used to provide accurate timing & control signals
- They are of 2 types -
  - Synchronous
  - Asynchronous
- In synchronous counters all the flipflops respond the same clock instances.
- In Asynchronous counters, the output of one flipflop drives the clock of another flipflop.
- Synchronous counters are faster than Asynchronous Counter.
- Due to simplicity of design, Asynchronous counters are used in IC Fabrication.
- The simplified version of Synchronous Counter is called Shift Counters.
- The basic element in shift counter is D-Flipflop.
- The Ring counter & Johnson counter are further simplified version of shift counter

### Synchronous Counter:




Propagation delay in synchronous counter is -

$$T_{pd\text{syn}} = T_{FF} + T_{\text{Combinational}}$$

$$T_{\text{clk}} \geq T_{pd\text{syn}}$$

$T_{\text{clk}}$  means the amount of time we should wait before sending the next input signal

## Asynchronous Counter:



propagation delay in Asynchronous counter is -

$$T_{pd\text{asyn}} = N \times T_{FF} + T_{\text{Combinational}}$$

$$T_{clk} \geq T_{pd\text{asyn}}$$

## # shift counters

⇒ synchronous counter :

$$I_i = f(Q_0, Q_1, \dots, Q_{N-1})$$

$$0 \leq i \leq N-1$$


Its Design is more complex, so simplifications are done as follows:-

$$\textcircled{1} \quad I_i = Q_{i-1} \quad 1 \leq i \leq N-1$$

$$I_1 = Q_0$$

$$I_2 = Q_1$$

$$I_3 = Q_2$$



Here, Data is shifted from one flipflop to another flipflop so this is called shift counter (D-flipflops are used)

$$\textcircled{2} \quad I_0 = f(Q_{N-1})$$



$$I_0 = (Q_{N-1})$$

(Ring counter)

$$I_0 = (\overline{Q_{N-1}})$$

(Johnson Counter)


Twisted Ring counter



## # Mod-2 Ring Counters:

Generally these are 2 types of Questions asked -

- (1) They will give you the counter & ask you what it is counting.
- (2) They will ~~tell~~ you what you should count & ask you to design the counter.



First we should understand what are the states in which the flipflops can be, if we observe there are 2 flipflops & 1 flipflop is going to give  $Q_0$  state & another flipflop is going to give  $Q_1$  state.

(Here, Assume  $Q_0 = \text{LSB}$   
 $Q_1 = \text{MSB}$ )

$D_1$	$D_0$	Present state		Next state	
		$Q_1$	$Q_0$	$Q_{1N}$	$Q_{0N}$
0	0	0	0	0	0
1	0	0	1	1	0
0	1	1	0	0	1
1	1	1	1	1	1

(2)
(1)
(3)

Next state depends on 2 things

(1) Input

(2) In case any combinational circuit is present what is the i/p to the combinational circuit.

Here,  $Q_{0N}$  depends on  $D_0$  &  $D_0$  depends on  $Q_1$   
(By looking at Diagram)

$$\therefore \boxed{Q_{0N} = Q_1}$$

$$\text{i.e. } (Q_{0N} = D_0 = Q_1)$$

$$\Rightarrow (Q_{0N} = Q_1)$$

Now,  $Q_{1N}$  is nothing but Input given at  $D_1$



$$\boxed{Q_{1N} = D_1}$$

Now, observe the marked circles (present state, Next state)

& find how they behave


(a) when Input  $\begin{cases} Q_0 Q_1 = 00 \\ Q_0 Q_1 = 11 \end{cases}$  then they remain in same state

(b) when Input  $\begin{cases} Q_0 Q_1 = 01 \\ Q_0 Q_1 = 10 \end{cases}$  then they toggle or complimented



$\Rightarrow$  mod 2 counter (only 2 states are in counting)

# # Mod-3 Ring Counters :




$$\begin{aligned} D_0 &= Q_2 \\ D_1 &= Q_0 \\ D_2 &= Q_1 \end{aligned}$$

$$\Rightarrow \begin{aligned} Q_{0N} &= D_0 \\ Q_{1N} &= D_1 \\ Q_{2N} &= D_2 \end{aligned}$$

$Q_0 \leftarrow$  LSB  
 $Q_1$   
 $Q_2 \leftarrow$  MSB


Present state			Next state			$D_0$	$D_1$	$D_2$
$Q_2$	$Q_1$	$Q_0$	$Q_{2N}$	$Q_{1N}$	$Q_{0N}$			
0	0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	1	0
0	1	0	1	0	0	0	0	1
0	1	1	1	1	0	0	1	1
1	0	0	0	0	1	1	0	0
1	0	1	0	1	1	1	1	0
1	1	0	1	0	1	1	0	1
1	1	1	1	1	1	1	1	1



- $\Rightarrow$  If a ring counter has  $n$  "0 flipflops" then it can perform  $\text{mod } n$  calculations.
- $\Rightarrow$  In Above Ring Counter it has 3 flipflops so it can perform  $\text{mod } 3$  operation.

# # Mod 4 Johnson Counter:

(Twisted Ring Counter or Johnson counter)




$$D_0 = \overline{Q_1} \Rightarrow Q_{1N} = D_1$$

$$D_1 = Q_0 \Rightarrow Q_{0N} = D_0$$

There are 2 states  $Q_0 \& Q_1$

Present state		Next state		$D_0$	$D_1$
$Q_1$	$Q_0$	$Q_{1N}$	$Q_{0N}$		
0	0	0	1	1	0
0	1	1	1	1	1
1	0	0	0	0	0
1	1	1	0	0	1




mod 4 counter

⇒ If a twisted Ring counter (Johnson counter) has  $n$ - "D flipflops" then it can perform as 'mod  $2n$ ' counter

# # Mod 6 Johnson Counter:


(Twisted Ring Counter or Johnson Counter)



$$\begin{aligned}
 P_2 &= Q_1 & \Rightarrow Q_{2N} &= P_2 \\
 P_1 &= Q_0 & Q_{1N} &= P_1 \\
 P_0 &= \overline{Q_2} & Q_{0N} &= P_0
 \end{aligned}$$

Present state			Next state			D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	Q <sub>2N</sub>	Q <sub>1N</sub>	Q <sub>0N</sub>			
0	0	0	0	0	1	0	0	1
0	0	1	0	1	1	0	1	1
0	1	0	1	0	1	1	0	1
0	1	1	1	1	1	1	1	1
1	0	0	0	0	0	0	0	0
1	0	1	0	1	0	0	1	0
1	1	0	1	0	0	1	0	0
1	1	1	1	1	0	1	1	0

①
③
②



⇒ If a Twisted Ring counter (Johnson Counter) has  $n$  "D-flipflops" then it can perform as 'mod  $2n$ ' calculations/counter


## # Mod-4 GRAY Counter using T-Flipflop

Now, let us say how to design a counter with specifications

### Design a counter

- ① Get the state table from state Diagram
- ② Identify Flipflops to be used & replace the concerned next state using excitation table of associated flip flop
- ③ Get the expressions for Inputs & realise them.

Design the synchronous counter for the following using T-Flipflops



⇒ Here two flipflops are enough, at any instant of time the circuit will be in 00 or 01 or 10 or 11 state so each state has 2 bits. So, 2 flipflops are enough.

Now, we have to connect these 2 flipflops in such a way that when a clock signal is applied it should make any of the above transitions (00 → 01, 01 → 11, 11 → 10, 10 → 00)

Now, we need to find the Input combinations that lead to the above transition (This is also called Excitation table)

Now, first Draw state table.

For 2 flipflops  
Two inputs

Present State		Next State		Excitation (Inputs)	
$Q_1$	$Q_0$	$Q_{1N}$	$Q_{0N}$	$T_1$	$T_0$
0	0	0	1	0	1
0	1	1	1	1	0
1	0	0	0	1	0
1	1	1	0	0	1

written by seeing  
at the Diagram

Now, to find  $T_1$  check  $Q_1$  &  $Q_{1N}$

$Q_1$	$Q_{1N}$	$T_1$
0	→ 0	0
0	→ 1	1
1	→ 0	1
1	→ 1	0


{ If o/p is compliment, then  $T=1$ ,  
If o/p is same, then  $T=0$ ,  
(By looking at the function  
Table of T-flipflop)

$$T_1 = \bar{Q}_1 Q_0 + Q_1 \bar{Q}_0$$

$$= Q_1 \oplus Q_0$$


$$T_0 = \bar{Q}_1 \bar{Q}_0 + Q_1 Q_0$$

$$= Q_1 \odot Q_0$$



Mod 4 Gray-counter

# # Mod-4 Gray Counter using D-Flipflops:




⇒ 2 flipflops are needed


Present state		Next state		Excitation (Inputs)	
$Q_1$	$Q_0$	$Q_{1N}$	$Q_{0N}$	$D_1$	$D_0$
0	0	0	1	0	1
0	1	1	1	1	1
1	0	0	0	0	0
1	1	1	0	1	0

$$\begin{aligned}
 D_1 &= \bar{Q}_1 Q_0 + Q_1 Q_0 \\
 &= Q_0 (\bar{Q}_1 + Q_1) \\
 &= Q_0
 \end{aligned}$$

$$\begin{aligned}
 D_0 &= \bar{Q}_0 \bar{Q}_1 + \bar{Q}_1 Q_0 \\
 &= \bar{Q}_1 (\bar{Q}_0 + Q_0) \\
 &= \bar{Q}_1
 \end{aligned}$$



# # Mod-4 Gray Counter using 1D & 1T Flipflop



⇒ 2 flipflops are needed

present state		Next state		Excitation (Inputs)	
$Q_1$	$Q_0$	$Q_{1N}$	$Q_{0N}$	$D_1$	$T_0$
0	0	0	1	0	1
0	1	1	1	1	0
1	1	1	0	1	1
1	0	0	0	0	0


$$D_1 = \bar{Q}_1 Q_0 + Q_1 Q_0$$

$$= Q_0 (\bar{Q}_1 + Q_1)$$

$$= Q_0$$

$$T_0 = Q_0 Q_1 + \bar{Q}_0 \bar{Q}_1$$


$$= Q_1 \oplus Q_0$$




# # Counter using Two different flipflops:

Consider the following state diagram which is to be designed using T-flipflops for MSB & XY for LSB.

The behaviour of XY is given below:-



X	Y	Q <sub>n</sub>
0	0	0
0	1	Q
1	0	$\bar{Q}$
1	1	1



Q <sub>1</sub>	Q <sub>0</sub>	Q <sub>1N</sub>	Q <sub>0N</sub>	T <sub>1</sub>	X	Y
0	0	1	1	1	1	φ
1	1	0	1	1	φ	1
0	1	1	0	1	φ	0
1	0	0	0	1	0	φ


⇒ X =  $\bar{Q}_1$  [using K-map]  
Y = Q<sub>1</sub>

Given Function Table → Characteristic Table → Excitation Table


X	Y	Q <sub>n</sub>
0	0	0
0	1	Q
1	0	$\bar{Q}$
1	1	1

X	Y	Q	Q <sub>n</sub>
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Q	Q <sub>n</sub>	X	Y
0	0	0	φ
0	1	1	φ
1	0	φ	0
1	1	φ	1



# # Model on Analysis Counting states & sequence Generation:



- ① If the initial state is 50 & 50 then after 5 clocks, what is going to happen?
  - ② After 100 clocks what will happen?
- ↑  
This all depends on what the initial state is.


State Diagram Analysis:-

$Q_2$	$Q_1$	$Q_0$	$Q_{2N}$	$Q_{1N}$	$Q_{0N}$
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	1	0	1
0	1	1	1	1	1
1	0	0	0	0	1
1	0	1	0	1	1
1	1	0	1	0	0
1	1	1	1	1	0

$$Q_{0N} = D_0 = Q_1 \oplus Q_2$$


$$Q_{1N} = D_1 = Q_0$$

$$Q_{2N} = D_2 = Q_1$$



- ① How many states are there in mod counter = 7
- ② Given Initial state = 011, then what happens after = state after 4 = 001  
4 clock cycles
- ③ Initial state = 001, then state after 10 clock cycles = 011
- ④ If tapping the output at  $Q_2 \Rightarrow (Q_2 \text{ values in all states}) = 0010111$
- ⑤ o/p is Tapped at  $Q_0 \Rightarrow (1^{st} \text{ bit of all states}) = 1011100$   
from LSB

## # Deriving the clock frequency:



$$T_{FF} = 15 \text{ ns}$$

$$T_{\text{comb}} = 5 \text{ ns}$$

which of the following clock frequency ensures proper counting ?

- (a) 40 MHz
- (b) 60 MHz
- (c) 90 MHz
- (d) 300 MHz

$$T_{\text{clk}} \geq T_{FF} + T_{\text{comb}}$$

$$T_{\text{clk}} \geq 15 \text{ ns} + 5 \text{ ns}$$

$$T_{\text{clk}} \geq 20 \text{ ns}$$

As, Time & frequency are inversely proportional.





$$f_{\text{clk}} \leq \frac{1}{20 \text{ ns}}$$

$$\leq \frac{1}{20 \times 10^{-9}}$$


$$\underline{f_{\text{clk}} \leq 50 \text{ MHz}}$$

## # Self starting & free running counter:


- A counter is said to be self starting if it is possible to enter counting loops irrespective of the initial state
- A counter is said to be free running if it contains all the possible states in the counting loop.



Every Free running counter is self starting counter  
 but Every self starting counter is not necessarily be  
 the free running counter



Identify if the following counter is self starting or Free running.



$$Q_{1N} = Q_1, T_1 = 0$$

$$= \bar{Q}_1, T_1 = 1$$

$$Q_{0N} = Q_0, T_0 = 0$$

$$= \bar{Q}_0, T_0 = 1$$


$$\Rightarrow T_1 = Q_0$$

$$T_0 = Q_0 \oplus Q_1$$

$Q_1$	$Q_0$	$Q_{1N}$	$Q_{0N}$	$T_1$	$T_0$
0	0	0	1	0	1
0	1	1	1	1	0
1	0	1	0	0	0
1	1	0	0	1	1

$$T_1 = Q_0$$


$$T_0 = Q_0 \oplus Q_1$$



$\Rightarrow$  Not self starting Nor Free Running.

# # Counter using 3 different flipflops:

considers the following counters, initially  $Q_2 Q_1 Q_0 = 000$



① what will be the states After 4 clocks?

- (a) 000
- (b) 010
- (c) 011
- (d) 101

$$\begin{aligned} D_1 &= Q_2 \\ T_2 &= Q_1 \\ J_0 &= \overline{Q_0} \end{aligned}$$

$$Q_{0N} = Q_0, T = 0, Q_1 = 0 / \overline{Q_0}, T = 1, Q_1 = 1$$

$$Q_{1N} = D_1 = Q_2$$


$$Q_{2N} = ?? = JK$$

$\overline{Q_0} \rightarrow J$	K	$Q_{2N}$	$Q_0$	K	$Q_{2N}$
0	1	0	1	1	0
1	1	$\overline{Q_N}$	0	1	$\overline{Q_N}$

② Modulus of the counter?

- (a) 4
- (b) 5
- (c) 6
- (d) 7


$Q_2$	$Q_1$	$Q_0$	$Q_{2N}$	$Q_{1N}$	$Q_{0N}$	$J_0$	$D_1$	$T_2$
0	0	0	1	0	0	1	0	0
0	0	1	0	0	1	0	0	0
0	1	0	1	0	1	1	0	1
0	1	1	0	0	0	0	0	1
1	0	0	0	1	0	1	1	0
1	0	1	0	1	1	0	1	0
1	1	0	0	1	1	1	1	1
1	1	1	0	1	0	0	1	1




⇒ Not self starting  
Not free running

# Example on combinational circuits & flipflops:

Consider the following counter, If  $P=0$ , the counting sequence of  $AB$  is



**NAND-NAND Realization**  
Can be converted to AND-OR realization



A	B	$A_n$	$B_n$
0	0	1	0
0	1	1	0
1	0	0	1
1	1	0	1

$A_n = D_A$   
 $B_n = D_B$  } If we observe these, they can be realised to AND-OR Realisation.

$$D_A = \bar{A}B + \bar{A}\bar{P}$$


$$= \bar{A}(B+1)$$

$$= \bar{A}$$

Hence,  $A_n = \bar{A}$   
 $B_n = A$

$$D_B = P\bar{B} + \bar{P}A$$

$$= A$$



⇒ self starting but not free running


## # Asynchronous Counters:

⇒ The asynchronous counters are also called ripple counter. The basic flipflop is T & basic counting is binary up counting. The up counters are used for implementing incrementation. Due to simpler design, Asynchronous counters are preferred in IC counter fabrication.



- IC 7490 is a decade counter i.e. (%10) counter.
- IC 7492 is a hexadecimal counter i.e. (%16) counter.

⇒ The o/p of one flipflop is going to be the clock to the next flipflop.

## # Mod-8 up counter:



Assume,  $Q_0 = Q_1 = Q_2 = 0$  (Initially)



⇒ (3) 1/2 counters form 1/8 counters

Now, consider 'Q<sub>0</sub>'. It is having input 1 & it is -ve edge triggered & it is T flipflop so, T will become 1 & it will Toggle

$$\therefore Q_{0N} = \bar{Q}_0 \text{ for every clock.}$$

Now, Q<sub>1</sub> is changed / Q<sub>1</sub> depends on how Q<sub>0N</sub> is providing the clock signal

$$\therefore Q_{1N} = \bar{Q}_1 \text{ (when there is -ve edge from } Q_0(1 \rightarrow 0))$$

⇒ Q<sub>0</sub> will toggle


Now, Q<sub>2N</sub> =  $\bar{Q}_2$  (Q<sub>1</sub>: 1 → 0)

$$Q_{0N} = \bar{Q}_0$$

$$Q_{1N} = \bar{Q}_1 \text{ (} Q_0 : 1 \rightarrow 0 \text{)}$$

$$Q_{2N} = \bar{Q}_2 \text{ (} Q_1 : 1 \rightarrow 0 \text{)}$$


Present state			Next state		
Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	Q <sub>2N</sub>	Q <sub>1N</sub>	Q <sub>0N</sub>
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0



⇒ Both self starting as well as free running

⇒ Mod 8 up counter

## # Mod-4 up counter:



what type of counting it is performing & what is the type of the counter?


$$Q_{0N} = \bar{Q}_0 \text{ (for every clock)}$$

$$Q_{1N} = \bar{Q}_1 \text{ (} \bar{Q}_0 : 0 \rightarrow 1 \text{)}$$

or


$$(Q_0 : 1 \rightarrow 0)$$

Present state		Next state	
$Q_1$	$Q_0$	$Q_{1N}$	$Q_{0N}$
0	0	0	1
0	1	1	0
1	0	1	1
1	1	0	0



⇒ Mod-4 up Counter


## # Mod-4 Down Counter:



$$Q_{0N} = \bar{Q}_0 \text{ (for every clock)}$$


$$Q_{1N} = \bar{Q}_1 \text{ (} Q_0 : 0 \rightarrow 1 \text{)}$$

Present state		Next state	
$Q_1$	$Q_0$	$Q_{1N}$	$Q_{0N}$
0	0	1	1
0	1	0	0
1	0	0	1
1	1	1	0



⇒ Mod-4 down counter

# # Mod-8 Random counter:



If the initial state  $Q_2 Q_1 Q_0 = 101$ , what will be the state after 4 clock cycles.

- (a) 001
- (b) 101
- (c) 111
- (d) 010


$$Q_{0N} = \bar{Q}_0$$

$$Q_{1N} = \bar{Q}_1 \quad (\bar{Q}_0 \Rightarrow 0 \rightarrow 1)$$

or  
( $Q_0 \Rightarrow 1 \rightarrow 0$ )

$$Q_{2N} = \bar{Q}_2 \quad (Q_1 \Rightarrow 0 \rightarrow 1)$$

In diagram it is positive edge so (0→1)



⇒ self starting as well as free running


present state			Next state		
$Q_2$	$Q_1$	$Q_0$	$Q_{2N}$	$Q_{1N}$	$Q_{0N}$
0	0	0	0	0	1
0	0	1	1	1	0
0	1	0	0	1	1
0	1	1	0	0	0
1	0	0	1	0	1
1	0	1	0	1	0
1	1	0	1	1	1
1	1	1	1	0	0

## # Applications of flipflops

① Shift Register → used as "sequential memory".  
eg: Accumulator in Microprocessors.

② Counters → (1) used to count number of pulses.  
(2) used as frequency divider.


## # 3-bit shift Registers (Requires 3 D-flipflops)




clk	Serial Input	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
0	-	0	0	0
1	1	1	0	0
2	0	0	1	0
3	1	1	0	1

3 clock pulses  
Entire for  
Pushing Input  
on the shift  
Register.

Say I want to push 101 on the shift Register



||ly for 010



- Now, we have  $n$  bit shift Registers, which is a Serial Input device then we require ' $n$ ' clock pulses in order to place the input on the flipflop
- In case of shift registers ' $n$ ' clock pulses are required to place  $n$ -bits onto the shift register.

clk	$Q_2$	$Q_1$	$Q_0$	output
0	1	0	1	1
1	0	1	0	0
2	0	0	1	1

To retrieve the output we need 2 clock pulses


Hence, Totally  $3\text{clk} + 2\text{clk}$  pulses are needed for 3 bit serial input & serial output

In general for  $n$ -bit serial input & serial output we need  $2n-1$  clock pulses

$n \rightarrow$  for serial I/P  
 $n-1 \rightarrow$  for serial O/P

## # Example 1 on shift Right Register:

In the following right shift register, determine the number of clocks required to bring it to the Initial state of "1001"




clk	Serial I/P	$Q_3$	$Q_2$	$Q_1$	$Q_0$
0	—	1	0	0	1
1	1	1	1	0	0
2	1	1	1	1	0
3	0	0	1	1	1
4	1	1	0	1	1
5	0	0	1	0	0
6	0	0	0	1	0
7	1	1	0	0	1

Hence, 7 clocks are required to bring it to the Initial state of 1001

# # Example 2 on shift right register:

Initial value of ABCD = 0000, then what are the sequence of numbers, if the following circuit is counting.




$$D_A = D$$

$$D_B = \bar{A}$$

$$D_C = B$$

$$D_D = \bar{C}$$


clk	A	B	C	D	
0	0	0	0	0	→ (0)
1	0	1	0	1	→ (5)
2	1	1	1	1	→ (15)
3	1	0	1	0	→ (10)
4	0	0	0	0	→ (0)
5	0	1	0	1	→ (5)



ie After 0, 5, 15, 10  
zero is repeated  
Again & so on

## # Binary To Gray Converter:

Determine the function of the following circuit.




Initially Assume the output of D-flipflop is '0'

Now,  $b_3$  is given to the output of D-flipflop  $\therefore$

The output of XOR gate will be  $0 \oplus b_3 = b_3$

After Applying 1 clock




Continuing the procedure we get,

$b_3, b_3 \oplus b_2, b_2 \oplus b_1, b_1 \oplus b_0$

$\Rightarrow$  Gray Code Conversion


# # Finding 2's complement:

what is the function of the following circuit?



$S$   $R$   
 $0$   $0 \rightarrow$  Latch  
 $1$   $0 \rightarrow$  Set


Here,  $R$  is always be in  $0$  state hence whenever  $S$  do not become  $1$ , then it is in latch mode & produces the same output  $0$ . And as soon as  $S$  become  $1$  then it is in  $1$   $0$  state i.e. set state.  
 ( $S$   $R$ )



||ly for  $0001$  we get  $1111$

$\Rightarrow$  2's Complement Conversion

Q Consider the circuit given below with initial state  $Q_0=1, Q_1=Q_2=0$ . The state of the circuit is given by the value  $4Q_2+2Q_1+Q_0$



which of the following is a correct state sequence of the circuit?


- (a) 1, 3, 4, 6, 7, 5, 2
- (b) 1, 2, 5, 3, 7, 6, 4
- (c) 1, 2, 7, 3, 5, 6, 4
- (d) 1, 6, 5, 7, 2, 3, 4

$$Q_{2N} = Q_1$$

$$Q_{1N} = Q_0$$

$$Q_{0N} = Q_1 \oplus Q_2$$

Present state			Next state			
$Q_2$	$Q_1$	$Q_0$	$Q_{2N}$	$Q_{1N}$	$Q_{0N}$	
0	0	0	0	0	0	0
1	0	1	0	1	0	2
2	0	0	1	0	1	5
3	0	1	1	1	1	7
4	1	0	0	0	1	4
5	1	0	0	1	1	3
6	1	1	1	0	0	6
7	1	1	1	1	0	6



Q SR Latch Made by Cross Coupling Two NAND


gates if  $S=R=0$ , then it will result in -

(a)  $Q_0=0, \bar{Q}_0=1$

(b)  $Q_0=1, \bar{Q}_0=0$

(c)  $Q_0=1, \bar{Q}_0=1$



(d) Indeterminate state.



For  $S=R=0$ , we get  $Q_0=1$  &  $\bar{Q}_0=1$

Q We want to design a synchronous counter that counts the sequence 0-1-0-2-0-3 & then repeats. The minimum number of J-K flipflops required to implement this counter is -

- (a) 1
- (b) 2
- (c) 4
- (d) 5




$\lceil \log_2 3 \rceil \Rightarrow 2$

Hence 4 J-K flipflops are required to implement this counter

Q Let  $k=2^n$ , a circuit is built by giving the output of an  $n$ -bit binary counter as input to an  $n$  to  $2^n$  bit decoder. This circuit is equivalent to a

- (a)  $k$ -bit binary up counter.
- (b)  $k$ -bit binary down counter.
- (c)  $k$ -bit ring counter
- (d)  $k$ -bit Johnson counter.




As it outputs only one 1. Hence According to the Binary counter whether it is Binary up or Binary down.

Hence, we combine say that  
It is  $k$ -bit ring counter.


Q The minimum number of JK flipflops required to construct a synchronous counter with the count sequence

(0, 0, 1, 1, 2, 2, 3, 3, 0, 0, ...) is —

- (a) 0
- (b) 1
- (c) 2
- (d) 3




Hence, **3 JK** flipflops are required to implement this counter



⇒ 8 states


Hence, 3 JK flipflops are required

Q which of the following is the bit sequence (including Initial state) generated at the Q output of the JK flipflops.



- (a) 0110110...
- (b) 0100100...
- (c) 01110110...
- (d) 011001100...

$$\begin{aligned}
 Q_{1N} &= Q_0 \\
 Q_{0N} &= J\bar{Q}_0 + \bar{K}Q_0 \\
 &= Q_1\bar{Q}_0 + \bar{Q}_1Q_0 \\
 &= Q_1 \oplus Q_0
 \end{aligned}$$




$Q_1$	$Q_0$	$Q_{1N}$	$Q_{0N}$
0	0	0	0
0	1	1	1
1	0	0	1
1	1	1	0

0110110...

10 → 01 → 11 → 10 → 01 → 11

Faint handwritten text, possibly a title or introductory paragraph, located at the top of the page.



Several lines of faint handwritten text located below the diagram.



Faint handwritten text at the bottom of the page, possibly a signature or a date.